{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T23:49:26Z","timestamp":1783036166865,"version":"3.54.6"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T00:00:00Z","timestamp":1480550400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100007107","name":"KAIST","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100007107","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100007431","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["2014R1A2A2A01007051"],"award-info":[{"award-number":["2014R1A2A2A01007051"]}],"id":[{"id":"10.13039\/100007431","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,12,1]]},"DOI":"10.1109\/tc.2016.2557326","type":"journal-article","created":{"date-parts":[[2016,4,21]],"date-time":"2016-04-21T14:17:48Z","timestamp":1461248268000},"page":"3661-3675","source":"Crossref","is-referenced-by-count":49,"title":["Floating-ECC: Dynamic Repositioning of Error Correcting Code Bits for Extending the Lifetime of STT-RAM Caches"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4204-9131","authenticated-orcid":false,"given":"Hamed","family":"Farbeh","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hyeonggyu","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Seyed Ghassem","family":"Miremadi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Soontae","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"ref38","first-page":"51","article-title":"Compression architecture for bit-write reduction in non-volatile memory technologies","author":"dgien","year":"0","journal-title":"Proc Int Symp Nanoscale Archit"},{"key":"ref33","first-page":"143","article-title":"Technology comparison for large last-level caches (L$^3$ Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM","author":"chang","year":"0","journal-title":"Proc Int Symp High Perform Comput Archit"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835933"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","volume":"34","author":"l","year":"2006","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"ref35","first-page":"136","article-title":"Energy- and endurance-aware design of phase change memory caches","author":"joo","year":"0","journal-title":"Proc Des Autom Test Europe Conf"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.174"},{"key":"ref10","first-page":"285","article-title":"Selectively protecting error-correcting code for area-efficient and reliable STT-RAM caches","author":"ahn","year":"0","journal-title":"Proc Asia South Pacific Des Autom Conf"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474366"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2374291"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691091"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2014.2370735"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593153"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.69"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2361150"},{"key":"ref17","first-page":"139","article-title":"WriteSmoothing: Improving lifetime of non-volatile caches using intra-set wear-leveling","author":"mittal","year":"0","journal-title":"Proc Great Lakes Symp VLSI"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2355193"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2013.8"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2357054"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691090"},{"key":"ref27","first-page":"1","article-title":"Enhancing lifetime of NVM-based main memory with bit shifting and flipping","author":"luo","year":"0","journal-title":"Proc Int Conf Embedded Real-Time Comput Syst Appl"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003236"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835944"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973030"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105370"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2351581"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1018"},{"key":"ref2","first-page":"52:1","article-title":"Exploiting narrow-width values for improving non-volatile cache lifetime","year":"0","journal-title":"Proc Des Autom Test Europe Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974666"},{"key":"ref1","first-page":"234","article-title":"i $^2$ WAP: Improving non-volatile cache lifetime by reducing inter- and intra-set write variations","author":"wang","year":"0","journal-title":"Proc Int Symp High Perform Comput Archit"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228407"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2011.2153838"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993611"},{"key":"ref42","year":"0"},{"key":"ref24","first-page":"1","article-title":"Improving STT-MRAM density through multibit error correction","author":"bel","year":"0","journal-title":"Proc Des Autom Test Europe Conf"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.07.036"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/EDCC.2015.31"},{"key":"ref43","article-title":"California (2008). 45nm open cell library","author":"nangate","year":"0"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1186\/1687-6180-2012-211"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7605562\/07457655.pdf?arnumber=7457655","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:39:22Z","timestamp":1641987562000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7457655\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12,1]]},"references-count":43,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tc.2016.2557326","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,12,1]]}}}