{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:58:20Z","timestamp":1740131900767,"version":"3.37.3"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100007431","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007431","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003621","name":"Korean government","doi-asserted-by":"publisher","award":["2015R1A2A1A13001751"],"award-info":[{"award-number":["2015R1A2A1A13001751"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2017,1,1]]},"DOI":"10.1109\/tc.2016.2561920","type":"journal-article","created":{"date-parts":[[2016,5,3]],"date-time":"2016-05-03T18:19:44Z","timestamp":1462299584000},"page":"38-44","source":"Crossref","is-referenced-by-count":6,"title":["An On-Chip Error Detection Method to Reduce the Post-Silicon Debug Time"],"prefix":"10.1109","volume":"66","author":[{"given":"Hyunggoy","family":"Oh","sequence":"first","affiliation":[]},{"given":"Taewoo","family":"Han","sequence":"additional","affiliation":[]},{"given":"Inhyuk","family":"Choi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7093-2095","authenticated-orcid":false,"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.122"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512781"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2183399"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.19"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050501"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2023198"},{"year":"0","key":"ref16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.50"},{"journal-title":"Hardware Design Verification Simulation and Formal Method-Based Approaches","year":"2005","author":"lam","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003792"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030595"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146917"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1275301"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/296333.296347"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837280"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7779217\/07464321.pdf?arnumber=7464321","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:26Z","timestamp":1642003946000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7464321\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1,1]]},"references-count":16,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tc.2016.2561920","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2017,1,1]]}}}