{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:58:21Z","timestamp":1740131901289,"version":"3.37.3"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Felice Tecce"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2017,1,1]]},"DOI":"10.1109\/tc.2016.2574348","type":"journal-article","created":{"date-parts":[[2016,6,7]],"date-time":"2016-06-07T18:09:23Z","timestamp":1465322963000},"page":"45-51","source":"Crossref","is-referenced-by-count":1,"title":["A SISO Register Circuit Tailored for Input Data with Low Transition Probability"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6200-3990","authenticated-orcid":false,"given":"Ettore","family":"Napoli","sequence":"first","affiliation":[{"name":"Department of Electrical and Information Technology Enginnering, University of Napoli Federico II, Napoli, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gerardo","family":"Castellano","sequence":"additional","affiliation":[{"name":"Department of Electrical and Information Technology Enginnering, University of Napoli Federico II, Napoli, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davide","family":"De Caro","sequence":"additional","affiliation":[{"name":"Department of Electrical and Information Technology Enginnering, University of Napoli Federico II, Napoli, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Darjn","family":"Esposito","sequence":"additional","affiliation":[{"name":"Department of Electrical and Information Technology Enginnering, University of Napoli Federico II, Napoli, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicola","family":"Petra","sequence":"additional","affiliation":[{"name":"Department of Electrical and Information Technology Enginnering, University of Napoli Federico II, Napoli, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio G. M.","family":"Strollo","sequence":"additional","affiliation":[{"name":"Department of Electrical and Information Technology Enginnering, University of Napoli Federico II, Napoli, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCI.2013.6466252"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"217","DOI":"10.1109\/TCSII.2004.824051","article-title":"A low-latency asynchronous shift register","volume":"51","author":"ragnarok","year":"2004","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"year":"2012","key":"ref12"},{"year":"2014","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-011-0238-1"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2014.10.004"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1998.672507"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808424"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/EURMIC.1996.546466"},{"key":"ref19","first-page":"6","author":"hennesey","year":"1996","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337707"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2418837"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2007.4529689"},{"key":"ref3","first-page":"310","article-title":"Design perspective of low power, high efficiency shift registers","volume":"79","author":"marufuzzaman","year":"2015","journal-title":"J Theor Appl Inf Technol"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RAECS.2014.6799555"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1996.541796"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el:20030056"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICGCCEE.2014.6922241"},{"key":"ref7","first-page":"902","article-title":"A new low-power readout shift register for CMOS image sensors","volume":"2","author":"cheng","year":"0","journal-title":"Proc 5th Int Conf ASIC"},{"article-title":"Method of emulating a shift register using a RAM","year":"2004","author":"molev-shteiman","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICSPS.2009.166"},{"journal-title":"Introduction to VLSL Systems","year":"1980","author":"mead","key":"ref1"},{"key":"ref20","article-title":"On the fly cache compression and decompression","author":"kusse","year":"1996","journal-title":"CS 252 Project UC Berkeley"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/263272.263349"},{"key":"ref21","first-page":"pp. 1?5","article-title":"Thumb squeezes ARM code size","volume":"9","author":"turley","year":"1995","journal-title":"Microprocess Rep"},{"key":"ref24","first-page":"519","article-title":"The compression cache: Using on-line compression to extend physical memory","author":"douglis","year":"0","journal-title":"Proc Winter Usenix Conf"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645810"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/115952.115966"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(98)00006-X"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7779217\/07486025.pdf?arnumber=7486025","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:03:11Z","timestamp":1705352591000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7486025\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1,1]]},"references-count":29,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tc.2016.2574348","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2017,1,1]]}}}