{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:58:22Z","timestamp":1740131902318,"version":"3.37.3"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["2010-0029366","2014R1A2A2A01007051"],"award-info":[{"award-number":["2010-0029366","2014R1A2A2A01007051"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016]]},"DOI":"10.1109\/tc.2016.2595570","type":"journal-article","created":{"date-parts":[[2016,7,28]],"date-time":"2016-07-28T18:17:49Z","timestamp":1469729869000},"page":"1-1","source":"Crossref","is-referenced-by-count":10,"title":["Smart ECC Allocation Cache Utilizing Cache Data Space"],"prefix":"10.1109","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4541-2255","authenticated-orcid":false,"given":"Jeongkyu","family":"Hong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soontae","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2513771"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306792"},{"key":"ref32","first-page":"191","article-title":"A static power model for architects","author":"butts","year":"0","journal-title":"Proc Int Symp Microarchit"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"article-title":"Cacti 6.0: A tool to model large caches","year":"2009","author":"naveen","key":"ref30"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2366743"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"254","DOI":"10.1109\/TVLSI.2014.2303856","article-title":"Exploiting same tag bits to improve the reliability of the cache memories","volume":"23","author":"hong","year":"0","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003236"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1996.507828"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013273"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380862"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.174"},{"key":"ref13","first-page":"2152","article-title":"Flexible ECC management for low-cost transient error protection of last-level caches","volume":"24","author":"hong","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657054"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853204"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2003.1209939"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.202"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.19"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.45"},{"key":"ref28","article-title":"SimPoint 3.0: Faster and more flexible program analysis","volume":"7","author":"hamerly","year":"2005","journal-title":"J Instruction-Level Parallelism"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/40.877951"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"article-title":"Memory characterization of workloads using instrumentation-driven simulation","year":"2010","author":"jaleel","key":"ref6"},{"key":"ref29","first-page":"11","article-title":"Eager writeback—a technique for improving bandwidth utilization","author":"lee","year":"0","journal-title":"Proc Int Symp Microarchit"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555771"},{"key":"ref7","first-page":"55","article-title":"Memory performance and scalability of Intel's and AMD's dual-core processors: A case study","author":"lu","year":"0","journal-title":"Proc Int Perform Comput Commun Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175845"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/307338.301000"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1225959"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.15"},{"key":"ref22","first-page":"461","article-title":"Energy-efficient cache design using variable-strength error-correcting codes","author":"alameldeen","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref21","first-page":"1","article-title":"R2Cache: Reliability-aware reconfigurable last-level cache architecture for multi-cores","author":"kriebel","year":"0","journal-title":"Proc Int Conf Hardware\/Softw Codesign Syst Synthesis"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.98975"},{"key":"ref23","first-page":"223","article-title":"CPPC: Correctable parity protected cache","author":"manoochehri","year":"0","journal-title":"Proc Int Symp Comput Archit"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"SIGARCH Comput Archit News"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919638"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/4358213\/07524731.pdf?arnumber=7524731","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:32Z","timestamp":1642003952000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7524731\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/tc.2016.2595570","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2016]]}}}