{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,8,20]],"date-time":"2023-08-20T08:10:04Z","timestamp":1692519004141},"reference-count":57,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2017,4,1]]},"DOI":"10.1109\/tc.2016.2608951","type":"journal-article","created":{"date-parts":[[2016,9,13]],"date-time":"2016-09-13T18:15:54Z","timestamp":1473790554000},"page":"731-744","source":"Crossref","is-referenced-by-count":4,"title":["Thread Progress Equalization: Dynamically Adaptive Power-Constrained Performance Optimization of Multi-Threaded Applications"],"prefix":"10.1109","volume":"66","author":[{"given":"Yatish","family":"Turakhia","sequence":"first","affiliation":[]},{"given":"Guangshuo","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Siddharth","family":"Garg","sequence":"additional","affiliation":[]},{"given":"Diana","family":"Marculescu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","first-page":"363","DOI":"10.1145\/1394608.1382152","article-title":"Variation-aware application scheduling and power management for chip multiprocessors","volume":"36","author":"teodorescu and","year":"2008","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1362622.1362694"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000117"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1577129.1577137"},{"key":"ref31","year":"2013","journal-title":"MATLAB Version 8 1 0 604 (R2013a)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346181"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253185"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840883"},{"key":"ref35","first-page":"215","article-title":"The ondemand governor","volume":"2","author":"pallipadi","year":"0","journal-title":"Proc Linux Symp"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2015.70"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref27","article-title":"Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation","author":"carlson","year":"0","journal-title":"Proc Int Conf High Performance Comput Netw Storage Anal"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"ref1","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref20","article-title":"Performance monitor counter data analysis using counter analyzer","author":"liang","year":"2009"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077657"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168880"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654085"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.47"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485936"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151001"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168657"},{"key":"ref51","article-title":"Preparing parallel tasks to use a synchronization register","author":"jea","year":"2015"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993670"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454149"},{"key":"ref55","first-page":"675","article-title":"Static multi-device load balancing for opencl","author":"carlos","year":"0","journal-title":"Proc IEEE 10th Int Symp Parallel Distrib Process Appl"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2010.5470413"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2012.6402901"},{"key":"ref52","article-title":"Execution of divergent threads using a convergence barrier","author":"diamos","year":"2016"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114208"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1995.1077"},{"key":"ref40","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1145\/1531793.1531804","article-title":"HASS: A scheduler for heterogeneous multicore systems","volume":"43","author":"shelepov","year":"2009","journal-title":"ACM SIGOPS Operating Syst Rev"},{"key":"ref12","article-title":"Exploiting barriers to optimize power consumption of CMPs","author":"liu","year":"0","journal-title":"Proc 19th IEEE Int Parallel Distrib Process Symp"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/103727.103729"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2006.78"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485966"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238018"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.37"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237019"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1028478"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657025"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283790"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485924"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HIPC.2009.5433221"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"177","DOI":"10.1145\/1454115.1454141","article-title":"Multi-Optimization Power Management for Chip Multiprocessors","author":"ke meng","year":"2008","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.52"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1837853.1693482"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090910"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687457"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155641"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1961296.1950390"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555793"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755929"},{"key":"ref44","first-page":"177","article-title":"Fairness-aware scheduling on single-ISA heterogeneous multi-cores","author":"van craeynest","year":"0","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555792"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7875179\/07565594.pdf?arnumber=7565594","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,20]],"date-time":"2023-08-20T02:50:34Z","timestamp":1692499834000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7565594\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4,1]]},"references-count":57,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tc.2016.2608951","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2017,4,1]]}}}