{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,19]],"date-time":"2024-07-19T20:31:28Z","timestamp":1721421088831},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Managed Multithreaded Applications"},{"name":"Analysis of Systems and Software (ISPASS)"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2017,4,1]]},"DOI":"10.1109\/tc.2016.2609903","type":"journal-article","created":{"date-parts":[[2016,9,15]],"date-time":"2016-09-15T18:14:18Z","timestamp":1473963258000},"page":"601-615","source":"Crossref","is-referenced-by-count":8,"title":["DEP+BURST: Online DVFS Performance Prediction for Energy-Efficient Managed Language Execution"],"prefix":"10.1109","volume":"66","author":[{"given":"Shoaib","family":"Akram","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jennifer B.","family":"Sartor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lieven","family":"Eeckhout","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485936"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508274"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168881"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454151"},{"key":"ref31","first-page":"205","article-title":"Implementing a leading loads performance predictor on commodity processors","author":"su","year":"0","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2011.6008552"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555792"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283790"},{"key":"ref35","first-page":"123","article-title":"System level analysis of fast, per-core DVFS using on-chip switching regulators","author":"kim","year":"0","journal-title":"Proc 14th IEEE Int Symp High Perform Comput Archit"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.22"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.17"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151001"},{"key":"ref11","first-page":"479","article-title":"Fuss, futexes and furwocks: Fast userlevel locking in Linux","author":"franke","year":"0","journal-title":"Proc Ottawa Linux Symp"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2509136.2509529"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2629677"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628083"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1147\/sj.391.0211"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2048066.2048092"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1378704.1378723"},{"key":"ref18","article-title":"Microarchitectural characterization of production JVMs and Java workloads","author":"ha","year":"0","journal-title":"IBM CAS Workshop"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1028976.1028983"},{"key":"ref28","article-title":"Tn-41–01: Calculating memory system power for DDR3","year":"2007"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.23"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1109\/MICRO.2000.898070","article-title":"A static power model for architects","author":"butts","year":"0","journal-title":"Proc 33rd Annu IEEE\/ACM Int Symp Microarchitecture"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1787275.1787338"},{"key":"ref6","first-page":"4","article-title":"Fine-grained dynamic voltage and frequency scaling for precise energy and performance trade-off based on the ratio of off-chip access to on-chip computation times","author":"choi","year":"0","journal-title":"Proc Des Autom Test Eur"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168880"},{"key":"ref5","first-page":"282","article-title":"A dynamic compilation framework for controlling microprocessor energy and performance","author":"wu","year":"0","journal-title":"Proc Annu IEEE\/ACM Int Symp Microarchitecture"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2000.824367"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237020"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2011.6008553"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1167473.1167488"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.65"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/2384616.2384638"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375586"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1254882.1254902"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1145\/2370816.2370820","article-title":"Power-Aware Multi-Core Simulation for Early Design Stage Hardware\/Software Co-Optimization","author":"wim heirman","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref47","first-page":"319","article-title":"Looking back on the language and hardware revolutions: Measured power, performance, and scaling","author":"esmaeilzadeh","year":"0","journal-title":"Proc Conf Architectural Support for Programming Languages and Operating Systems"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref42","first-page":"177","article-title":"Fairness-aware scheduling on single-ISA heterogeneous multi-cores","author":"van craeynest","year":"0","journal-title":"Proc Int l Conf Parallel Architectures and Compilation Techniques"},{"key":"ref24","article-title":"Designing realtime solutions on embedded Intel architecture processors","author":"hoban","year":"2010"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485966"},{"key":"ref23","article-title":"Measuring the power\/energy of modern hardware","author":"czechowski","year":"0","journal-title":"Proc Tutorial 47th Annu IEEE\/ACM Int Symp Microarchitecture"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000117"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000107"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2875424"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482070"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7875179\/07569056.pdf?arnumber=7569056","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,8]],"date-time":"2022-07-08T15:35:16Z","timestamp":1657294516000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7569056\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4,1]]},"references-count":47,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tc.2016.2609903","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2017,4,1]]}}}