{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,11]],"date-time":"2025-11-11T15:43:33Z","timestamp":1762875813791,"version":"3.37.3"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"2015 IEEE International Symposium"},{"name":"Hardware-Oriented Security and Trust (HOST 2015)"},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["#1261399","#1314770"],"award-info":[{"award-number":["#1261399","#1314770"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2017,4,1]]},"DOI":"10.1109\/tc.2016.2614504","type":"journal-article","created":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T18:54:40Z","timestamp":1475175280000},"page":"661-671","source":"Crossref","is-referenced-by-count":31,"title":["Lightweight Side Channel Resistance: Threshold Implementations of S<sc>imon<\/sc>"],"prefix":"10.1109","volume":"66","author":[{"given":"Aria","family":"Shahverdi","sequence":"first","affiliation":[]},{"given":"Mostafa","family":"Taha","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Eisenbarth","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-12060-7_8"},{"key":"ref10","first-page":"326","article-title":"Higher-order threshold implementations","author":"bilgin","year":"2014","journal-title":"Advances in Cryptology"},{"key":"ref11","article-title":"A testing methodology for sidechannel resistance validation","author":"goodwill","year":"0","journal-title":"NIST Non-invasive Attack Testing Workshop"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2014.2314961"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"187","DOI":"10.1007\/978-3-319-14123-7_13","article-title":"Efficient and first-order DPA resistant implementations of Keccak","author":"bilgin","year":"2014","journal-title":"Smart Card Research and Advanced Applications"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-31301-6_18"},{"key":"ref15","first-page":"764","article-title":"Consolidating masking schemes","author":"reparaz","year":"2015","journal-title":"Advances in Cryptology"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-21356-9_6"},{"key":"ref17","first-page":"259","article-title":"Higher-order threshold implementation of the AES S-box","author":"de cnudde","year":"2015","journal-title":"Proc Int Conf Smart Card Res Adv Appl"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16363-5_3"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339250"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_32"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2014.14"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-43283-0_10"},{"key":"ref3","first-page":"175","article-title":"Fault analysis on SIMON family of lightweight block ciphers","author":"takahashi","year":"2014","journal-title":"Proc 17th Int Conf Inf Secur Cryptology"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/11935308_38"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2014.6855568"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2015.2477273"},{"key":"ref8","first-page":"69","article-title":"Pushing the limits: A very compact and a threshold implementation of AES","author":"moradi","year":"2011","journal-title":"Advances in Cryptology"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40026-1_7"},{"key":"ref2","article-title":"The SIMON and SPECK families of lightweight block ciphers","volume":"2013","author":"beaulieu","year":"2013","journal-title":"IACR Cryptology ePrint Archive"},{"key":"ref9","first-page":"267","article-title":"A more efficient AES threshold implementation","author":"bilgin","year":"2014","journal-title":"Progress in Cryptology"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140227"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2009.54"},{"key":"ref22","first-page":"450","article-title":"PRESENT: An ultra-lightweight block cipher","author":"bogdanov","year":"2007","journal-title":"Proc Workshop Cryptographic Hardware Embedded Syst"},{"key":"ref21","article-title":"Higher-order threshold implementation of the AES S-box","author":"nikov","year":"2016","journal-title":"Proc Int Conf Smart Card Res Adv Appl"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357117"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71817-0_2"},{"key":"ref26","first-page":"495","article-title":"Leakage assessment methodology","author":"schneider","year":"2015","journal-title":"Proc Int Workshop Cryptogr Hardware Embedded Syst"},{"key":"ref25","first-page":"135","article-title":"Correlation power analysis with a leakage model","author":"brier","year":"2004","journal-title":"Cryptographic Hardware and Embedded Systems"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/12\/7875179\/7579637-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7875179\/07579637.pdf?arnumber=7579637","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:55:49Z","timestamp":1649444149000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7579637\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4,1]]},"references-count":30,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tc.2016.2614504","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2017,4,1]]}}}