{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,14]],"date-time":"2026-02-14T02:59:43Z","timestamp":1771037983446,"version":"3.50.1"},"reference-count":62,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000780","name":"European Commission","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]},{"name":"HERCULES","award":["H2020\/ICT\/2015\/688860"],"award-info":[{"award-number":["H2020\/ICT\/2015\/688860"]}]},{"name":"Inria International Chair"},{"DOI":"10.13039\/501100000266","name":"ESPRC","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100005185","name":"MCC","doi-asserted-by":"publisher","award":["EP\/K011626\/1"],"award-info":[{"award-number":["EP\/K011626\/1"]}],"id":[{"id":"10.13039\/100005185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000266","name":"EPSRC","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2017,4,1]]},"DOI":"10.1109\/tc.2016.2614819","type":"journal-article","created":{"date-parts":[[2016,10,3]],"date-time":"2016-10-03T18:19:10Z","timestamp":1475518750000},"page":"631-646","source":"Crossref","is-referenced-by-count":13,"title":["Exact Response Time Analysis for Fixed Priority Memory-Processor Co-Scheduling"],"prefix":"10.1109","volume":"66","author":[{"given":"Alessandra","family":"Melani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marko","family":"Bertogna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert I.","family":"Davis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vincenzo","family":"Bonifaci","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alberto","family":"Marchetti-Spaccamela","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giorgio","family":"Buttazzo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"1072","article-title":"Speed Optimization for Tasks with Two Resources","author":"alessandra melani","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1016\/S0304-3975(98)00157-1"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2007.80"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-006-6884-x"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/WFCS.2004.1377759"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.858698"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.2307\/2583992"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1016\/S0377-2217(96)90070-3"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1002\/nav.3800010110"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-010-9098-1"},{"key":"ref60","article-title":"A MATLAB® implementation of schedulability tests for memory-processor co-scheduling in fixed priority systems","author":"melani","year":"2015"},{"key":"ref62","first-page":"33","article-title":"Cache-related preemption and migration delays: Empirical approximation and impact on schedulability","author":"bastoni","year":"0","journal-title":"Proc Workshop on Operating Syst Platforms Embedded Real-Time Appl"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-005-0507-9"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1999.818860"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2013.28"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1994.342714"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.33"},{"key":"ref1","author":"hennessy","year":"2011","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.199"},{"key":"ref22","first-page":"1","article-title":"Scratchpad memories versus locked caches in hard real-time systems: A quantitative comparison","author":"puaut","year":"0","journal-title":"Proc Des Autom Test Europe Conf Exhibition"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2014.6910515"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-015-9246-8"},{"key":"ref23","first-page":"157","article-title":"Making shared caches more predictable on multicore platforms","author":"ward","year":"0","journal-title":"Proc 15th Euromicro Conf Real-Time Syst"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2012.19"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2007.37"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.5626\/JCSE.2008.2.1.074"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1049\/sej.1993.0034"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/WPDRTS.1995.470498"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1016\/j.ipl.2007.04.006"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-010-9106-5"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1007\/BF01088593"},{"key":"ref55","article-title":"Optimal priority assignment and feasibility of static priority tasks with arbitrary start times","author":"audsley","year":"1991"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1016\/S0020-0190(00)00165-4"},{"key":"ref53","first-page":"133","article-title":"Hard real-time scheduling: The deadline-monotonic approach","author":"audsley","year":"0","journal-title":"Proc IEEE Workshop on Real-Time Operating Systems and Software"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1016\/0166-5316(82)90024-4"},{"key":"ref10","article-title":"Holistic analysis for deadline scheduled real-time distributed systems","author":"spuri","year":"1996"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1998.739728"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-012-9152-2"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/EMRTS.2003.1212721"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.jcss.2006.04.002"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2834848.2834854"},{"key":"ref15","first-page":"181","article-title":"Solutions for some practical problems in prioritized preemptive scheduling","author":"sha","year":"0","journal-title":"Proc IEEE Real-Time Syst Symp"},{"key":"ref16","first-page":"2","article-title":"On countering the effects of cycle-stealing in a hard real-time environment","author":"rajkumar","year":"0","journal-title":"Proc IEEE Real-Time Syst Symp"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2379776.2379780"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2007.24"},{"key":"ref19","first-page":"180","article-title":"The performance of runtime data cache prefetching in a dynamic optimization system","author":"lu","year":"0","journal-title":"Proc 36th Annu IEEE\/ACM Int Symp Microarchitecture"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-012-9158-9"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2012.48"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2656045.2656070"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925992"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/29.5.390"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2015.7108452"},{"key":"ref49","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1145\/321738.321743","article-title":"Scheduling algorithms for multiprogramming in a hard-real-time environment","volume":"20","author":"liu and","year":"1973","journal-title":"J Assoc Comput Machinery"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/0165-6074(94)90080-9"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-015-9233-0"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-009-9079-4"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1990.128746"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2015.17"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1988.5224"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2012.2188805"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/347476.347479"},{"key":"ref43","first-page":"807","article-title":"Control robotics: The procedural control of physical processes","volume":"74","author":"dertouzos","year":"1974","journal-title":"Inf Process"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7875179\/07581079.pdf?arnumber=7581079","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:21Z","timestamp":1642004421000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7581079\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4,1]]},"references-count":62,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tc.2016.2614819","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2017,4,1]]}}}