{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T06:41:06Z","timestamp":1778827266463,"version":"3.51.4"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"European Union's Horizon 2020 research and innovation programme","award":["644080"],"award-info":[{"award-number":["644080"]}]},{"name":"SAFURE"},{"DOI":"10.13039\/501100000844","name":"European Space Agency","doi-asserted-by":"publisher","award":["789.2013"],"award-info":[{"award-number":["789.2013"]}],"id":[{"id":"10.13039\/501100000844","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NPI","award":["40001102880"],"award-info":[{"award-number":["40001102880"]}]},{"DOI":"10.13039\/501100000921","name":"COST","doi-asserted-by":"publisher","award":["IC1202"],"award-info":[{"award-number":["IC1202"]}],"id":[{"id":"10.13039\/501100000921","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Timing Analysis On Code-Level (TACLe)"},{"DOI":"10.13039\/501100004837","name":"Spanish Ministry of Science and Innovation","doi-asserted-by":"publisher","award":["TIN2015-65316-P"],"award-info":[{"award-number":["TIN2015-65316-P"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003329","name":"MINECO","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Ramon y Cajal postdoctoral fellowship","award":["RYC-2013-14717"],"award-info":[{"award-number":["RYC-2013-14717"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2017,4,1]]},"DOI":"10.1109\/tc.2016.2616307","type":"journal-article","created":{"date-parts":[[2016,10,11]],"date-time":"2016-10-11T19:03:58Z","timestamp":1476212638000},"page":"586-600","source":"Crossref","is-referenced-by-count":10,"title":["Computing Safe Contention Bounds for Multicore Resources with Round-Robin and FIFO Arbitration"],"prefix":"10.1109","volume":"66","author":[{"given":"Gabriel","family":"Fernandez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier","family":"Jalle","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaume","family":"Abella","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduardo","family":"Quinones","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tullio","family":"Vardanega","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2659787.2659819"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/EMC.2010.5575754"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2011.9"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742973"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744858"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086713"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555764"},{"key":"ref12","year":"2011","journal-title":"Quad Core LEON4 SPARC V8 Processor-Data Sheet and User's Manual"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2006.11.006"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416639"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289877"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2013.44"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039388"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2014.23"},{"key":"ref19","article-title":"Bounding resource contention interference in the next-generation microprocessor (NGMP)","author":"jalle","year":"2016","journal-title":"8th European Congress on Embedded Real-Time Software and Systems"},{"key":"ref28","year":"2013","journal-title":"e500mc Core Reference Manual Rev 3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2013.6601468"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2015.7185039"},{"key":"ref3","article-title":"NASA study on flight software complexity. Final report","author":"west","year":"2009"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1145\/2435227.2435260","article-title":"Timing effects of DDR memory systems in hard real-time multicore architectures: Issues and solutions","volume":"12","author":"paolieri","year":"2013","journal-title":"ACM Trans Embedded Comput Syst"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40184-8_3"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2041634"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EDCC.2012.27"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.20"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DASC.2007.4391842"},{"key":"ref9","first-page":"175","article-title":"Assessing the suitability of the NGMP multi-core processor in the space domain","author":"fern\u00e1ndez","year":"0","journal-title":"Proc 10th ACM Int Conf Embedded Softw"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"ref20","year":"2013","journal-title":"LEON4-N2X Data Sheet and User's Manual Cobham Gaisler Göteborg"},{"key":"ref22","year":"2008","journal-title":"DDR2 SDRAM Specification"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925998"},{"key":"ref24","year":"2006","journal-title":"DDR2 256 Mbit Datasheet"},{"key":"ref23","year":"2011","journal-title":"KVR667D2S5\/2G Datasheet"},{"key":"ref26","article-title":"General benchmarking and specific algorithms, NIR HAWAII-2RG BM algorithm","author":"space agency","year":"2012"},{"key":"ref25","author":"poovey","year":"2007","journal-title":"Characterization of the EEMBC Benchmark Suite"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7875179\/07588111.pdf?arnumber=7588111","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:21Z","timestamp":1642004421000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7588111\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4,1]]},"references-count":34,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tc.2016.2616307","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2017,4,1]]}}}