{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T02:18:10Z","timestamp":1771467490932,"version":"3.50.1"},"reference-count":53,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T00:00:00Z","timestamp":1496275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100004807","name":"German Research Foundation (DFG)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004807","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Dependable Embedded Systems"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2017,6,1]]},"DOI":"10.1109\/tc.2016.2616405","type":"journal-article","created":{"date-parts":[[2016,10,11]],"date-time":"2016-10-11T19:03:58Z","timestamp":1476212638000},"page":"957-970","source":"Crossref","is-referenced-by-count":25,"title":["Aging Resilience and Fault Tolerance in Runtime Reconfigurable Architectures"],"prefix":"10.1109","volume":"66","author":[{"given":"Hongyan","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lars","family":"Bauer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael Andreas","family":"Kochte","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric","family":"Schneider","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hans-Joachim","family":"Wunderlich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/92.678870"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2513762"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2012.6313838"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.891102"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805830"},{"key":"ref30","first-page":"87","article-title":"Embedded processor based built-in self-test and diagnosis of logic and memory resources in FPGAs","author":"milton","year":"0","journal-title":"Proc 24th Int Conf Embedded Syst Appl"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.837989"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/54.655181"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639662"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.53"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/92.678888"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884053"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996705"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4614-0061-5","author":"cardoso","year":"2011","journal-title":"Reconfigurable Computing from FPGAs to Hardware\/Software Codesign"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.88"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428082"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651926"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/54.825678"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.56"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1997.643967"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372547"},{"key":"ref50","year":"2012","journal-title":"Constraints Guide (UG625 v 13 4)"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132704"},{"key":"ref53","article-title":"FPGA lookup table with transmission gate structure for reliable low-voltage operation","author":"pi","year":"2004"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377640"},{"key":"ref10","article-title":"Reliable on-chip systems in the nano-era: Lessons learnt and future trends","author":"henkel","year":"0","journal-title":"Proc 50th Annu Des Autom Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039384"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00641-8_31"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927480"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2014.7032533"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1028"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1596532.1596538"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629932"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.65"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457107"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645497"},{"key":"ref4","first-page":"1","article-title":"Xilinx 16nm UltraScale+ MPSoC and FPGA families","author":"boppana","year":"0","journal-title":"Proc Hot Chips II Symp High Performance Chips"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2404212"},{"key":"ref6","first-page":"229","article-title":"Degradation in FPGAs: Measurement and modelling","author":"stott","year":"0","journal-title":"Proc Int Symp Field Programmable Gate Arrays"},{"key":"ref5","first-page":"1","article-title":"Xeon+FPGA platform for the data center","volume":"119","author":"gupta","year":"2015","journal-title":"Workshop on the Intersections of Computer Architecture and Reconfigurable Logic"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2008.915629"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593162"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6531943"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2007.70235"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.78"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950437"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001394"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2289874"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.18"},{"key":"ref41","first-page":"137","article-title":"Column-based precompiled configuration techniques for FPGA","author":"huang","year":"0","journal-title":"Proc 9th Annu Symp Field-Programmable Custom Comput Mach"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2012.6233007"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7921657\/07588134.pdf?arnumber=7588134","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,20]],"date-time":"2023-08-20T11:51:38Z","timestamp":1692532298000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7588134\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,1]]},"references-count":53,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tc.2016.2616405","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2017,6,1]]}}}