{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,16]],"date-time":"2025-06-16T18:42:32Z","timestamp":1750099352333,"version":"3.37.3"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Basic Science Research Program"},{"DOI":"10.13039\/501100001321","name":"NRF","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001321","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003621","name":"Ministry of Science, ICT and Future Planning","doi-asserted-by":"publisher","award":["NRF-2014R1A2A1A05004316"],"award-info":[{"award-number":["NRF-2014R1A2A1A05004316"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2017,4,1]]},"DOI":"10.1109\/tc.2016.2617333","type":"journal-article","created":{"date-parts":[[2016,10,13]],"date-time":"2016-10-13T18:26:58Z","timestamp":1476383218000},"page":"688-701","source":"Crossref","is-referenced-by-count":3,"title":["Refresh-Aware Write Recovery Memory Controller"],"prefix":"10.1109","volume":"66","author":[{"given":"Jaemin","family":"Jang","sequence":"first","affiliation":[]},{"given":"Wongyu","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Jungwhan","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Jinwoong","family":"Suh","sequence":"additional","affiliation":[]},{"given":"Yongkee","family":"Kwon","sequence":"additional","affiliation":[]},{"given":"Yongju","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Lee-Sup","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"year":"2012","key":"ref38"},{"year":"2015","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1992.307481"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.22"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815972"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835956"},{"journal-title":"DDR4 SDRAM","year":"2012","key":"ref10"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"journal-title":"High-bandwidth Memory (HBM) DRAM","year":"2013","key":"ref11"},{"journal-title":"Wide I\/O 2","year":"2013","key":"ref12"},{"key":"ref13","first-page":"1","article-title":"Co-architecting controllers and DRAM to enhance DRAM process scaling","author":"kang","year":"2014","journal-title":"Memory Forum 41st Annu Int Symp Comput Archit"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2591971.2592000"},{"key":"ref15","first-page":"1","article-title":"ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers","author":"kim","year":"2010","journal-title":"Proc IEEE 16th Int Symp High-Performance Comput Archit"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"article-title":"DRAM-aware last-level cache writeback: Reducing write-caused interference in memory systems","year":"2010","author":"lee","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485929"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"718","DOI":"10.1109\/IEDM.1987.191531","article-title":"the impact of gate-induced drain leakage current on mosfet scaling","author":"chan","year":"1987","journal-title":"1987 International Electron Devices Meeting"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522355"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750408"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168943"},{"key":"ref29","first-page":"337","article-title":"Row-buffer decoupling: A case for low-latency DRAM microarchitecture","author":"son","year":"2014","journal-title":"Proc ACM\/IEEE 41st Annu Int Symp Comput Archit"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485930"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750402"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2417540"},{"journal-title":"DDR3 SDRAM","year":"2012","key":"ref9"},{"year":"2012","key":"ref1"},{"key":"ref20","first-page":"615","article-title":"Tiered-latency DRAM: A low latency and low cost DRAM architecture","author":"lee","year":"2013","journal-title":"Proc IEEE 19th Int Symp High-Performance Comput Archit"},{"key":"ref22","first-page":"60","article-title":"An experimental study of data retention behavior in modern DRAM devices: Implications for retention time profiling mechanisms","author":"liu","year":"2013","journal-title":"Proc 40th Annu Int Symp Comput Archit"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378619"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835947"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950391"},{"key":"ref41","first-page":"336","article-title":"A meta-stable leakage phenomenon in DRAM charge storage-variable hold time","author":"yaney","year":"1987","journal-title":"Proc Int Electron Devices Meeting"},{"key":"ref23","first-page":"1","article-title":"RAIDR: Retention-aware intelligent DRAM refresh","author":"liu","year":"2012","journal-title":"Proc 39th Annu Int Symp Comput Archit"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.47"},{"key":"ref26","first-page":"63","article-title":"Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared DRAM systems","author":"mutlu","year":"2008","journal-title":"Proc 35th Annu Int Symp Comput Archit"},{"key":"ref43","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/MICRO.2000.898056","article-title":"A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality","author":"zhang","year":"2000","journal-title":"Proc 33rd Annu IEEE\/ACM Int Symp Microarchitecture"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485927"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7875179\/07589978.pdf?arnumber=7589978","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:21Z","timestamp":1642004421000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7589978\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4,1]]},"references-count":44,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tc.2016.2617333","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2017,4,1]]}}}