{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T05:33:42Z","timestamp":1782365622534,"version":"3.54.5"},"reference-count":60,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2017,5,1]],"date-time":"2017-05-01T00:00:00Z","timestamp":1493596800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea (NRF)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003621","name":"MSIP","doi-asserted-by":"publisher","award":["NRF-2015R1A2A2A01008281"],"award-info":[{"award-number":["NRF-2015R1A2A2A01008281"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Institute for Information & communications Technology Promotion(IITP)"},{"DOI":"10.13039\/501100003621","name":"MSIP","doi-asserted-by":"publisher","award":["R7117-16-0233"],"award-info":[{"award-number":["R7117-16-0233"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2017,5,1]]},"DOI":"10.1109\/tc.2016.2619348","type":"journal-article","created":{"date-parts":[[2016,10,19]],"date-time":"2016-10-19T18:18:03Z","timestamp":1476901083000},"page":"834-847","source":"Crossref","is-referenced-by-count":21,"title":["Improving Energy Efficiency of GPUs through Data Compression and Compressed Execution"],"prefix":"10.1109","volume":"66","author":[{"given":"Sangpil","family":"Lee","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Keunsoo","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gunjae","family":"Koo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hyeran","family":"Jeon","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Murali","family":"Annavaram","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Won Woo","family":"Ro","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1134650.1134675"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1754405.1754409"},{"key":"ref33","article-title":"The future of GPU computing","author":"dally","year":"0","journal-title":"Proc 22nd Annu Int Conf Supercomput"},{"key":"ref32","year":"0"},{"key":"ref31","year":"0"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.3"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750417"},{"key":"ref35","year":"0"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859667"},{"key":"ref60","article-title":"System and method for fixed-rate block-based image compression with inferred pixel values","author":"konstantine","year":"1999"},{"key":"ref28","article-title":"Whitepaper: NVIDIAs next generation CUDA compute architecture: Kepler GK110","year":"0"},{"key":"ref27","article-title":"SASSIFI: Evaluating resilience of GPU application","author":"hari","year":"0","journal-title":"Proc Workshop Silicon Errors Logic-Syst Effects"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref2","article-title":"Exascale computing study: Technology challenges in achieving exascale systems","author":"kogge","year":"2008"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"377","DOI":"10.1145\/2370816.2370870","article-title":"Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches","author":"gennady pekhimenko","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645815"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379235"},{"key":"ref24","author":"deutsch","year":"1996","journal-title":"DEFLATE Compressed Data Format Specification version 1 3"},{"key":"ref23","first-page":"29","article-title":"LZW data compression","volume":"14","author":"nelson","year":"1989","journal-title":"Dr Dobb’s J"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056044"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE.2010.5670687"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.121"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/2019608.2019612"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1147\/rd.452.0287"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370864"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835972"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.42"},{"key":"ref55","article-title":"Frequent pattern compression: A significance-based compression scheme for L2 caches","author":"alameldeen","year":"2004"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540719"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657064"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2013.98"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000093"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155675"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310784"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557150"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310776"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020989"},{"key":"ref15","first-page":"145","article-title":"SC2: A statistical compression cache scheme","author":"arelakis","year":"0","journal-title":"Proc 41st Annu Int Symp Comput Archit"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658641"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597655"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645810"},{"key":"ref19","article-title":"System and method for real-time compression of pixel colors","author":"molnar","year":"2004"},{"key":"ref4","article-title":"Whitepaper: NVIDIA GeForce GTX 980","year":"0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"ref6","article-title":"AMD accelerated parallel processing: OpenCL user guide","year":"2014"},{"key":"ref5","article-title":"CUDA C programming guide","year":"0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.13"},{"key":"ref7","article-title":"Whitepaper: NVIDIAs next generation CUDA compute architecture: Fermi","year":"0"},{"key":"ref49","first-page":"1","article-title":"Convergence and scalarization for data-parallel architectures","author":"lee","year":"0","journal-title":"Proc Int l Symp Code Generations and Optimization"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.95"},{"key":"ref46","first-page":"46","article-title":"Dynamic detection of uniform and affine vectors in GPGPU computations","author":"collange","year":"0","journal-title":"Proc Int Conf Parallel Process Workshops"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.21"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485934"},{"key":"ref47","article-title":"Affine Vector Cache for memory bandwidth savings","author":"collange","year":"2011"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628105"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522337"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557173"},{"key":"ref43","first-page":"330","article-title":"Power-efficient computing for compute-intensive GPGPU applications","author":"gilani","year":"0","journal-title":"Proc IEEE 19th Int Symp High Performance Comput Archit"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7893086\/07600453.pdf?arnumber=7600453","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,10]],"date-time":"2022-07-10T19:22:57Z","timestamp":1657480977000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7600453\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5,1]]},"references-count":60,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tc.2016.2619348","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2017,5,1]]}}}