{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:41:12Z","timestamp":1761324072345},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2017,5,1]],"date-time":"2017-05-01T00:00:00Z","timestamp":1493596800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2017,5,1]]},"DOI":"10.1109\/tc.2016.2621758","type":"journal-article","created":{"date-parts":[[2016,10,26]],"date-time":"2016-10-26T18:18:19Z","timestamp":1477505899000},"page":"820-833","source":"Crossref","is-referenced-by-count":5,"title":["Improving 3D DRAM Fault Tolerance Through Weak Cell Aware Error Correction"],"prefix":"10.1109","volume":"66","author":[{"given":"Hao","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minjie","family":"Lv","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuebin","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongbin","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tong","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref38","article-title":"Performance exploration of the hybrid memory cube","author":"rosenfeld","year":"2014"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/505306.505326"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2006.352599"},{"key":"ref31","author":"gross","year":"2013","journal-title":"Fundamentals of Queueing Theory"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1969.1054260"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1142\/S012962641442002X"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056025"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref34","first-page":"43","article-title":"IBM zEnterprise redundant array of independent memory subsystem","volume":"56","author":"meaney et al","year":"2012","journal-title":"IBM J Res Develop"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2170593"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056058"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2403031"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485929"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1350"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555758"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2591971.2592000"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1145\/2248487.2150989","article-title":"Cosmic rays don’t strike twice: Understanding the nature of DRAM errors and the implications for system design","volume":"47","author":"hwang","year":"2012","journal-title":"ACM SIGPLAN Notices"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024954"},{"key":"ref28","first-page":"1018","article-title":"10 Gb\/s orthogonally concatenated BCH encoder for fiber communications","author":"liu","year":"0","journal-title":"Proc 2nd IEEE Int Symp Instrum Meas Sensor Netw Autom"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1166\/jnn.2016.12181"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"ref6","first-page":"60","article-title":"An experimental study of data retention behavior in modern DRAM devices: Implications for retention time profiling mechanisms","author":"liu","year":"0","journal-title":"Proc Int Symp Comput Archit"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1142\/9407"},{"key":"ref5","first-page":"432","article-title":"A 1.2 V 8 Gb 8-channel 128 GB\/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I\/O test methods using 29 nm process and TSV","author":"lee","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.164"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654160"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"key":"ref21","year":"2014","journal-title":"Hybrid memory cube specification 2 0"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736064"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1145\/2366231.2337192","article-title":"LOT-ECC: Localized and tiered reliability mechanisms for commodity memory systems","volume":"40","author":"udipi","year":"2012","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref26","first-page":"1035","article-title":"ECC parity: A technique for efficient memory error resilience for multi-channel memory systems","author":"jian","year":"0","journal-title":"Proc IEEE Int Conf High Perform Comput Netw Storage Anal"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.103"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7893086\/07707388.pdf?arnumber=7707388","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:39:26Z","timestamp":1642005566000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7707388\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5,1]]},"references-count":38,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tc.2016.2621758","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2017,5,1]]}}}