{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T08:13:22Z","timestamp":1759133602844,"version":"3.37.3"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2017,5,1]],"date-time":"2017-05-01T00:00:00Z","timestamp":1493596800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"863 project","award":["2014AA032902"],"award-info":[{"award-number":["2014AA032902"]}]},{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2017,5,1]]},"DOI":"10.1109\/tc.2016.2625795","type":"journal-article","created":{"date-parts":[[2016,11,7]],"date-time":"2016-11-07T14:07:54Z","timestamp":1478527674000},"page":"912-918","source":"Crossref","is-referenced-by-count":7,"title":["Retention-Aware Hybrid Main Memory (RAHMM): Big DRAM and Little SCM"],"prefix":"10.1109","volume":"66","author":[{"given":"Weiliang","family":"Jing","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yinyin","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Beomseop","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sangkyu","family":"Yoon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong","family":"Ye","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Du","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bomy","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724726"},{"article-title":"Differential 2R crosspoint RRAM for memory\n system in mobile electronics with zero standby current","year":"2013","author":"chiu","key":"ref38"},{"key":"ref33","first-page":"298","article-title":"Fully parallel 6T-2MTJ nonvolatile TCAM with\n single-transistor-based self match-line discharge control","author":"matsunaga","year":"0","journal-title":"Proc VLSI Symp"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063054"},{"key":"ref31","first-page":"104","article-title":"1Mb 0.41?m2 2T-2R cell nonvolatile TCAM with two-bit encoding and clocked self-referenced sensing","author":"li","year":"0","journal-title":"Proc VLSI Symp"},{"key":"ref30","first-page":"44","article-title":"A 3.14um2 4T-2MTJ-cell fully parallel TCAM\n based on nonvolatile logic-in-memory architecture","author":"matsunaga","year":"0","journal-title":"Proc VLSI Symp"},{"year":"2009","key":"ref37","article-title":"Phase change memory"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref35","first-page":"235","article-title":"A buffer management scheme for mobile computers with hybrid main memory and\n flash memory storages","volume":"7","author":"ryu","year":"2012","journal-title":"Int J Multimedia Ubiquitous Eng"},{"key":"ref34","first-page":"783","article-title":"On estimation of static power-performance in TCAM","author":"kudithipudi","year":"2008","journal-title":"Proc IEEE Midwest Symp Circuits and Systems (MWSCAS)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950391"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.164"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250880"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815983"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081427"},{"key":"ref18","first-page":"101","article-title":"Exploring phase change memory and 3D die-stacking for power\/thermal friendly, fast and durable\n memory architectures","author":"wangyuan","year":"0","journal-title":"Proc IEEE 18th Int Conf Parallel Archit Compilation Techn"},{"key":"ref19","first-page":"82","article-title":"Power-aware memory\n management for hybrid main memory","author":"park","year":"0","journal-title":"Proc Int Conf Next Generation Inf Technol"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/16.678551"},{"year":"0","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.857185"},{"key":"ref6","first-page":"399","article-title":"Modeling of retention time distribution of DRAM cell using a Monte Carlo method","author":"jin","year":"0","journal-title":"Proc IEDM Tech Dig"},{"year":"2006","key":"ref29","article-title":"SPEC CPU2006"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-7091-0624-2_74"},{"year":"2013","key":"ref8"},{"year":"2012","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2023248"},{"key":"ref9","first-page":"1","article-title":"RAIDR: Retention-aware intelligent DRAM refresh","author":"liu","year":"0","journal-title":"Proc 39th Annu Int Symp Comput Archit"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522355"},{"year":"2009","key":"ref20"},{"year":"2012","key":"ref22"},{"year":"2015","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2014.7008877"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239092"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914330"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757417"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7893086\/07737029.pdf?arnumber=7737029","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:39:26Z","timestamp":1641987566000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7737029\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5,1]]},"references-count":39,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tc.2016.2625795","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2017,5,1]]}}}