{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,4]],"date-time":"2026-07-04T17:10:55Z","timestamp":1783185055714,"version":"3.54.6"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T00:00:00Z","timestamp":1496275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2017,6,1]]},"DOI":"10.1109\/tc.2016.2636141","type":"journal-article","created":{"date-parts":[[2016,12,6]],"date-time":"2016-12-06T19:17:32Z","timestamp":1481051852000},"page":"982-995","source":"Crossref","is-referenced-by-count":16,"title":["PEAF: A Power-Efficient Architecture for SRAM-Based FPGAs Using Reconfigurable Hard Logic Design in Dark Silicon Era"],"prefix":"10.1109","volume":"66","author":[{"given":"Zahra","family":"Ebrahimi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Behnam","family":"Khaleghi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hossein","family":"Asadi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","first-page":"146","article-title":"Impact of\n memory architecture on FPGA energy consumption","author":"kadric","year":"2015","journal-title":"Proc ACM\/SIGDA Int Symp Field Program Gate Arrays"},{"key":"ref38","year":"2011","journal-title":"Stratix-2 Platform FPGA Hand Book"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927433"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2393914"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927201"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2345291"},{"key":"ref37","year":"2008","journal-title":"Virtex-II Platform FPGA User Guide"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360299"},{"key":"ref35","year":"2013"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320938"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050500"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145737"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293953"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722215"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270384"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145715"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.68"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2014001"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1044111.1044113"},{"key":"ref19","article-title":"A hybrid logic block architecture in FPGA for holistic efficiency","author":"luo","year":"2016","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017443"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2005.11.003"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968289"},{"key":"ref3","year":"2016"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509663"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412117"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681533"},{"key":"ref8","article-title":"Power consumption at 40 and 45 nm","author":"klein","year":"0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240929"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_3"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046212"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243959"},{"key":"ref21","article-title":"ABC: A system for sequential synthesis and\n verification","author":"mishchenko","year":"2007"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311199"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718327"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927504"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7921657\/07775010.pdf?arnumber=7775010","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:39:29Z","timestamp":1642005569000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7775010\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,1]]},"references-count":40,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tc.2016.2636141","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2017,6,1]]}}}