{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T07:02:47Z","timestamp":1777100567529,"version":"3.51.4"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"German Federal Ministry of Education and Research BMBF","award":["16KIS0015"],"award-info":[{"award-number":["16KIS0015"]}]},{"name":"US National Science Foundation","award":["CNS-1318497"],"award-info":[{"award-number":["CNS-1318497"]}]},{"name":"Bosch Research Foundation"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018,3,1]]},"DOI":"10.1109\/tc.2016.2646367","type":"journal-article","created":{"date-parts":[[2017,1,9]],"date-time":"2017-01-09T21:41:17Z","timestamp":1483998077000},"page":"348-360","source":"Crossref","is-referenced-by-count":47,"title":["Bitstream Fault Injections (BiFI)\u2013Automated Fault Attacks Against SRAM-Based FPGAs"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8010-5149","authenticated-orcid":false,"given":"Pawel","family":"Swierczynski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1200-1508","authenticated-orcid":false,"given":"Georg T.","family":"Becker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir","family":"Moradi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christof","family":"Paar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref38","first-page":"161","article-title":"Protecting the control flow of embedded processors against fault attacks","author":"werner","year":"2015","journal-title":"Smart Card Research and Advanced Applications"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2046707.2046722"},{"key":"ref32","article-title":"Xilinx annual report for form 10-k for 2014","year":"2015"},{"key":"ref31","article-title":"Altera annual report for form 10-k for 2014","year":"2015"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2629462"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"126","DOI":"10.1109\/TC.2007.70784","article-title":"Sequential circuit design for embedded cryptographic applications resilient to adversarial faults","volume":"57","author":"sunar","year":"2008","journal-title":"IEEE Trans Comput"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-010-9083-9"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-43283-0_5"},{"key":"ref34","first-page":"1","article-title":"Black-box side-channel attacks highlight the importance of countermeasures-an analysis of the Xilinx Virtex-4 and Virtex-5 bitstream encryption mechanism","author":"moradi","year":"2012","journal-title":"Proc 12th Conf Topics Cryptol"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2012.12.003"},{"key":"ref11","article-title":"Volatile FPGA design security-a survey (v0.96)","author":"drimer","year":"2008"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2331672"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950432"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339165"},{"key":"ref15","first-page":"264","article-title":"From the bitstream to the netlist","author":"rannaud","year":"2008","journal-title":"Proc ACM\/SIGDA 12th Int Symp Field Programmable Gate Arrays"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2399455"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311255"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-015-0103-4"},{"key":"ref19","first-page":"1","article-title":"Interdiction in practice—Hardware Trojan against a high-security USB flash drive","author":"swierczynski","year":"2016","journal-title":"J Cryptographic Eng"},{"key":"ref28","author":"satoh","year":"2007"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/EURCON.2005.1630348"},{"key":"ref27","year":"1999"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45238-6_7"},{"key":"ref6","first-page":"13","article-title":"Round reduction using faults","author":"choukri","year":"2005","journal-title":"Proc Workshop Fault Diagnosis Tolerance Cryptography"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435282"},{"key":"ref5","first-page":"320","article-title":"Fault sensitivity analysis","author":"li","year":"2010","journal-title":"Cryptographic Hardware and Embedded Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-013-0053-7"},{"key":"ref7","first-page":"2","article-title":"Optical fault induction attacks","author":"skorobogatov","year":"2002","journal-title":"Cryptographic Hardware and Embedded Systems"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"513","DOI":"10.1007\/BFb0052259","article-title":"Differential fault analysis of secret key cryptosystems","author":"biham","year":"1997","journal-title":"Advances in Cryptology"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2011.13"},{"key":"ref1","first-page":"37","article-title":"On the importance of checking cryptographic protocols for faults","author":"boneh","year":"1997","journal-title":"Advances in Cryptology"},{"key":"ref20","article-title":"A cautionary note on weak implementations of block ciphers","author":"kerins","year":"2006","journal-title":"Proc Workshop Inf Syst Secur"},{"key":"ref22","author":"gbur","year":"2011"},{"key":"ref21","author":"calvin mccoy","year":"2010"},{"key":"ref24","year":"2014"},{"key":"ref23","author":"balazs","year":"2014"},{"key":"ref26","author":"litochevski","year":"2013"},{"key":"ref25","author":"ahmad","year":"2013"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/12\/8287085\/7809042-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8287085\/07809042.pdf?arnumber=7809042","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:55:50Z","timestamp":1649444150000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7809042\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3,1]]},"references-count":38,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tc.2016.2646367","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2018,3,1]]}}}