{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T13:47:42Z","timestamp":1762004862892,"version":"3.37.3"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Commission of the European Communities","award":["645622 (PQCRYPTO)"],"award-info":[{"award-number":["645622 (PQCRYPTO)"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018,3,1]]},"DOI":"10.1109\/tc.2017.2651829","type":"journal-article","created":{"date-parts":[[2017,1,19]],"date-time":"2017-01-19T21:09:43Z","timestamp":1484860183000},"page":"375-387","source":"Crossref","is-referenced-by-count":13,"title":["GliFreD: Glitch-Free Duplication Towards Power-Equalized Circuits on FPGAs"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8689-9074","authenticated-orcid":false,"given":"Alexander","family":"Wild","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir","family":"Moradi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tim","family":"Guneysu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_21"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-17373-8_7"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_6"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-010-9085-7"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456932"},{"key":"ref30","first-page":"453","article-title":"Assessment of hiding the higher-order leakages in hardware-what are the achievements versus\n overheads?","author":"moradi","year":"2015","journal-title":"Proc Int Workshop Cryptogr Hardware Embedded Syst"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-28632-5_3"},{"key":"ref36","first-page":"443","article-title":"A unified\n framework for the analysis of side-channel key recovery attacks","author":"standaert","year":"2009","journal-title":"Proc 28th Annu Int Conf Advances Cryptology Theory Appl Cryptographic Techn"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2009.58"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_13"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/PACCS.2009.144"},{"key":"ref40","first-page":"403","article-title":"A\n dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis\n on smart cards","author":"tiri","year":"2002","journal-title":"Proc 28th Eur Solid-State Circuits Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-55220-5_26"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/586110.586132"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.3"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2012.6416733"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.49"},{"key":"ref16","first-page":"388","article-title":"Differential\n power analysis","author":"kocher","year":"1999","journal-title":"Proc 19th Annu Int Cryptology Conf Advances Cryptology"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559053"},{"article-title":"RapidSmith—A library for low-level\n manipulation of partially placed-and-routed FPGA designs","year":"2012","author":"lavin","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224326"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2009.50"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_33"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.17"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1873548.1873554"},{"key":"ref29","article-title":"Moments-correlating DPA","author":"moradi","year":"2014","journal-title":"Cryptology ePrint Archive"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2629552"},{"key":"ref8","first-page":"441","article-title":"A very compact S-box for AES","author":"canright","year":"2005","journal-title":"Proc 8th Int Conf Cryptographic Hardware Embedded Syst"},{"key":"ref7","first-page":"16","article-title":"Correlation power analysis with a leakage model","author":"brier","year":"2004","journal-title":"Proc Int Workshop Cryptographic Hardware Embedded Syst"},{"journal-title":"Digraphs Theory Algorithms and Applications","year":"2002","author":"bang-jensen","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_20"},{"year":"2013","key":"ref1"},{"journal-title":"Xilinx 7 Series FPGAs Configurable Logic Block User Guide","year":"2014","key":"ref46"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090744"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-21476-4_6"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289831"},{"key":"ref22","article-title":"Intrinsic PUFs from flip-flops on reconfigurable devices","author":"maes","year":"2008","journal-title":"Proc 3rd Benelux Workshop Inf Syst Secur"},{"journal-title":"Xilinx Spartan-6 FPGA Clocking Resources Xilinx","year":"2015","key":"ref47"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_29"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards","year":"2007","author":"mangard","key":"ref24"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_26"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/WIFS.2010.5711471"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_29"},{"key":"ref26","first-page":"146","article-title":"Power analysis of single-rail storage\n elements as used in MDPL","author":"moradi","year":"2009","journal-title":"Proc 12th Int Conf Inf Sec Cryptol"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/1-4020-8147-2_10"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_7"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8287085\/07827086.pdf?arnumber=7827086","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:32Z","timestamp":1642004912000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7827086\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3,1]]},"references-count":48,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tc.2017.2651829","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2018,3,1]]}}}