{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:58:28Z","timestamp":1740131908734,"version":"3.37.3"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2017,7,1]]},"DOI":"10.1109\/tc.2017.2655060","type":"journal-article","created":{"date-parts":[[2017,1,18]],"date-time":"2017-01-18T19:38:25Z","timestamp":1484768305000},"page":"1159-1171","source":"Crossref","is-referenced-by-count":1,"title":["New Approaches for Power Binning of High Performance Microprocessors"],"prefix":"10.1109","volume":"66","author":[{"given":"Martin","family":"Omana","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Padovani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kreshnik","family":"Veliu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cecilia","family":"Metra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juergen","family":"Alt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajesh","family":"Galivanche","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2008.24"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70794"},{"key":"ref12","first-page":"21","article-title":"Power droop reduction during launch-on-shift scan-based logic BIST","author":"oma\u00f1a","year":"0","journal-title":"Proc IEEE Int Symp Defect Fault Tolerance VLSI Syst"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.49"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.27"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231071"},{"key":"ref16","first-page":"1","article-title":"Novel approach to reduce power droop during scan-based logic BIST","author":"oma\u00f1a","year":"0","journal-title":"Proc IEEE Eur Test Symp"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2572606"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2490058"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805650"},{"article-title":"Synchronous: 4-bit counter modulo-16 D Flip-flop","year":"0","author":"damier","key":"ref28"},{"key":"ref4","article-title":"Accurate characterization of the\n variability in power consumption in modern mobile processors","author":"balaji","year":"0","journal-title":"Proc Workshop Power-Aware Comput Syst"},{"key":"ref27","first-page":"236","article-title":"The strong correlation between code\n signatures and performance","author":"sherwoood","year":"0","journal-title":"Proc IEEE Int Symp Performance Anal Syst Softw"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CCGrid.2011.15"},{"article-title":"IBM research report: Power measurement on the apple power MAC G5","year":"2004","author":"felter","key":"ref6"},{"key":"ref5","first-page":"153","article-title":"Finding stress patterns in microprocessor workloads","author":"vandepuente","year":"0","journal-title":"Proc Int Conf High Performance Embedded Archit Compilers"},{"year":"0","key":"ref8","first-page":"2008"},{"key":"ref7","article-title":"EEMBC energizes benchmarking","author":"kanter","year":"2006","journal-title":"Microprocessor Report"},{"key":"ref2","first-page":"203","article-title":"Power\n characterization of embedded SRAMs for power binning","author":"zhao","year":"0","journal-title":"Proc IEEE VLSI Test Symp"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.11"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798264"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.777817"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437561"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2010.50"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/43.736572"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743303"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/859626.859629"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783729"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7942329\/07822988.pdf?arnumber=7822988","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:15:03Z","timestamp":1642004103000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7822988\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7,1]]},"references-count":28,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tc.2017.2655060","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2017,7,1]]}}}