{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T05:28:40Z","timestamp":1745386120450},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2017,8,1]],"date-time":"2017-08-01T00:00:00Z","timestamp":1501545600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2017,8,1]]},"DOI":"10.1109\/tc.2017.2667645","type":"journal-article","created":{"date-parts":[[2017,2,13]],"date-time":"2017-02-13T21:36:32Z","timestamp":1487021792000},"page":"1293-1301","source":"Crossref","is-referenced-by-count":6,"title":["A Built-Off Self-Repair Scheme for Channel-Based 3D Memories"],"prefix":"10.1109","volume":"66","author":[{"given":"Hsuan-Hung","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bing-Yang","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng-Wen","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wan-Ting","family":"Chiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lee","family":"Mincent","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hung-Chih","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ching-Nen","family":"Peng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Min-Jer","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.13"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.260988"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231256"},{"key":"ref10","first-page":"353","article-title":"An area-efficient built-in redundancy analysis for embedded memories with optimal repair rate using 2-D redundancy","author":"lee","year":"0","journal-title":"Proc SOC Conf"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/TVLSI.2005.863189","article-title":"Efficient built-in redundancy analysis for embedded memories with 2-D redundancy","volume":"14","author":"lu","year":"2006","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2006.6"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297687"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.903940"},{"key":"ref15","first-page":"1","article-title":"A shared parallel built-in self-repair scheme for random access memories in SoCs","author":"tseng","year":"0","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008996"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2051466"},{"key":"ref18","first-page":"104","article-title":"Yield-enhancement techniques for 3D random access memories","author":"chou","year":"0","journal-title":"Proc IEEE Int'l Symp VLSI Design Automation and Test"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654160"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894250"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CADS.2012.6316427"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2106812"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"620","DOI":"10.1109\/TCAD.2011.2170569","article-title":"Efficient built-in self-repair techniques for multiple repairable embedded RAMs","volume":"31","author":"lu","year":"2012","journal-title":"IEEE Trans Comput -Aided Des Integrated Circuits Syst"},{"key":"ref6","article-title":"Method for repairing memory and system","author":"lee","year":"2009"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017906"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008996"},{"key":"ref7","article-title":"BRAINS+: A memory built-in self-repair generator","author":"lee","year":"0","journal-title":"Proc 1st VTTW"},{"key":"ref2","author":"wang","year":"2006","journal-title":"Design for Testability VLSI Test Principles and Architectures"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.10"},{"key":"ref1","article-title":"International Roadmap for Semiconductors","year":"2007"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.55"},{"key":"ref22","first-page":"1","article-title":"Efficient test and repair architectures for 3D TSV-based random access memories","author":"lu","year":"0","journal-title":"Proc Int Symp VLSI Design Autom Test"},{"key":"ref21","first-page":"1","article-title":"Global built-in self-repair for 3-D memories with redundancy sharing and parallel testing","author":"wang","year":"0","journal-title":"Proc IEEE Intl Conf System Integration"},{"key":"ref24","article-title":"Hybrid Memory Cube (HMC) DRAM","year":"2014","journal-title":"HMC Consortium"},{"key":"ref23","article-title":"High bandwidth memory (HBM) DRAM","year":"2013"},{"key":"ref26","article-title":"3D redundancy architecture for wide-I\/O DRAM","author":"chiang","year":"2013"},{"key":"ref25","article-title":"Wide I\/O single data rate DRAM","year":"2011"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7972690\/07850958.pdf?arnumber=7850958","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:15:28Z","timestamp":1642004128000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7850958\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8,1]]},"references-count":32,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tc.2017.2667645","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,8,1]]}}}