{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,16]],"date-time":"2025-06-16T00:40:01Z","timestamp":1750034401968,"version":"3.41.0"},"reference-count":53,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"The 863 Project","award":["2015AA015301","2013AA013203","2015AA016701"],"award-info":[{"award-number":["2015AA015301","2013AA013203","2015AA016701"]}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61502190","61303046","61472153"],"award-info":[{"award-number":["61502190","61303046","61472153"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Wuhan Applied Basic Research Project","award":["2015010101010004"],"award-info":[{"award-number":["2015010101010004"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2017,9,1]]},"DOI":"10.1109\/tc.2017.2677903","type":"journal-article","created":{"date-parts":[[2017,3,3]],"date-time":"2017-03-03T19:40:31Z","timestamp":1488570031000},"page":"1629-1644","source":"Crossref","is-referenced-by-count":7,"title":["Time and Space-Efficient Write Parallelism in PCM by Exploiting Data Patterns"],"prefix":"10.1109","volume":"66","author":[{"given":"Zheng","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fang","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dan","family":"Feng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Hua","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingning","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Tong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Salah S.","family":"Harb","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","first-page":"150","DOI":"10.1145\/384264.379235","article-title":"Frequent value locality and value-centric data cache design","volume":"34","author":"zhang","year":"2000","journal-title":"ACM SIGOPS Operating Syst Rev"},{"key":"ref38","doi-asserted-by":"crossref","first-page":"258","DOI":"10.1145\/360128.360154","article-title":"Frequent value compression in data caches","author":"yang","year":"2000","journal-title":"Proc 33rd Annu ACM\/IEEE Int Symp Microarchitecture"},{"key":"ref33","first-page":"328","article-title":"A three-stage-write scheme with flip-bit for PCM main memory","author":"li","year":"2015","journal-title":"Proc Asia South Pacific Des Autom Conf"},{"key":"ref32","first-page":"1","article-title":"A software-defined fusion storage system for PCM and NAND flash","author":"li","year":"2015","journal-title":"Proc IEEE Non-Volatile Memory Syst Appl Symp"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1145\/2333660.2333705"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.7873\/DATE.2013.088"},{"year":"2004","author":"alameldeen","article-title":"Frequent pattern compression: A significance-based compression scheme for L2 caches","key":"ref37"},{"doi-asserted-by":"publisher","key":"ref36","DOI":"10.1109\/ICCD.2011.6081426"},{"doi-asserted-by":"publisher","key":"ref35","DOI":"10.1109\/ASPDAC.2015.7059044"},{"doi-asserted-by":"publisher","key":"ref34","DOI":"10.1109\/TMAG.2014.2359213"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/ICPP.2016.25"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.3850\/9783981537079_0099"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1145\/3012007"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.4324\/9781315692081","author":"bernhardt","year":"2015","journal-title":"Data Data Everywhere"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.7790\/ajtde.v2n3.47"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1145\/1816038.1816014"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/ICPADS.2016.0116"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/IPDPS.2016.22"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1145\/2155620.2155642"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/MASCOTS.2012.39"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/JSSC.2007.908001"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/MICRO.2012.10"},{"doi-asserted-by":"publisher","key":"ref50","DOI":"10.1109\/ISCAS.2007.377981"},{"doi-asserted-by":"publisher","key":"ref51","DOI":"10.1109\/HPCA.2016.7446056"},{"doi-asserted-by":"publisher","key":"ref53","DOI":"10.1145\/2742060.2742110"},{"key":"ref52","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1145\/2770287.2770300","article-title":"Compression architecture for bit-write reduction in non-volatile memory technologies","author":"dgien","year":"2014","journal-title":"Proc IEEE\/ACM Int Symp Nanoscale Archit"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"205","DOI":"10.1145\/1508284.1508269","article-title":"PowerNap: Eliminating server idle power","volume":"44","author":"meisner","year":"2009","journal-title":"ACM SIGPLAN Notices"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TCAD.2012.2212898"},{"doi-asserted-by":"publisher","key":"ref40","DOI":"10.1109\/ASPDAC.2011.5722186"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/1555815.1555758"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1145\/1555815.1555759","article-title":"A durable and energy efficient main memory using phase change memory technology","volume":"37","author":"zhou","year":"2009","journal-title":"ACM SIGARCH Comput Archit News"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/1555815.1555760"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/HPCA.2012.6169027"},{"key":"ref16","first-page":"282","article-title":"Accelerating write by exploiting PCM asymmetries","author":"yue","year":"2013","journal-title":"Proc IEEE 19th Int Symp High Performance Comput Archit"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1145\/1669112.1669157"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1145\/2934583.2934610"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1145\/1669112.1669117"},{"key":"ref4","article-title":"Wall Street's quest to process data at the speed of light","volume":"4","author":"martin","year":"2007","journal-title":"Inform Week"},{"year":"0","key":"ref3"},{"key":"ref6","article-title":"International technology roadmap for semiconductors (ITRS)","author":"wilson","year":"2013","journal-title":"Semiconduct Ind Assoc"},{"year":"0","author":"hoffmann","key":"ref5"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/MC.2007.443"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/MC.2003.1250880"},{"doi-asserted-by":"publisher","key":"ref49","DOI":"10.1145\/1186736.1186737"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2366231.2337161","article-title":"RAIDR: Retention-aware intelligent DRAM refresh","volume":"40","author":"liu","year":"2012","journal-title":"ACM SIGARCH Comput Archit News"},{"doi-asserted-by":"publisher","key":"ref46","DOI":"10.1109\/LCA.2015.2402435"},{"key":"ref45","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Archit News"},{"year":"2011","author":"bienia","article-title":"Benchmarking modern multiprocessors","key":"ref48"},{"key":"ref47","first-page":"22","article-title":"CACTI 6.0: A tool to model large caches","author":"muralimanohar","year":"2009"},{"doi-asserted-by":"publisher","key":"ref42","DOI":"10.1109\/NVMSA.2015.7304373"},{"doi-asserted-by":"publisher","key":"ref41","DOI":"10.1145\/2597652.2597661"},{"doi-asserted-by":"publisher","key":"ref44","DOI":"10.1016\/j.sysarc.2016.08.005"},{"doi-asserted-by":"publisher","key":"ref43","DOI":"10.1016\/j.sysarc.2016.05.006"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8003558\/07870591.pdf?arnumber=7870591","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,16]],"date-time":"2025-06-16T00:04:34Z","timestamp":1750032274000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7870591\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9,1]]},"references-count":53,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tc.2017.2677903","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2017,9,1]]}}}