{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,6]],"date-time":"2025-12-06T16:42:41Z","timestamp":1765039361378,"version":"3.37.3"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea (NRF)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003621","name":"Korean government (MSIP)","doi-asserted-by":"publisher","award":["2015R1A2A1A13001751"],"award-info":[{"award-number":["2015R1A2A1A13001751"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2017,9,1]]},"DOI":"10.1109\/tc.2017.2678504","type":"journal-article","created":{"date-parts":[[2017,3,6]],"date-time":"2017-03-06T14:26:01Z","timestamp":1488810361000},"page":"1504-1517","source":"Crossref","is-referenced-by-count":6,"title":["DRAM-Based Error Detection Method to Reduce the Post-Silicon Debug Time for Multiple Identical Cores"],"prefix":"10.1109","volume":"66","author":[{"given":"Hyunggoy","family":"Oh","sequence":"first","affiliation":[]},{"given":"Inhyuk","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2003","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SOCCON.2009.5398067"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041817"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050501"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.122"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2561920"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2183399"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2015.7401690"},{"year":"2016","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035363"},{"key":"ref19","first-page":"1","article-title":"Test access mechanism for multiple identical cores","author":"giles","year":"0","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164951"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030595"},{"key":"ref27","article-title":"Programmable logic core based post-silicon debug for SoCs","author":"quinton","year":"0","journal-title":"Proc of IEEE Silicon and Debug Diagnosis Workshop"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.107"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837300"},{"year":"2010","key":"ref29"},{"key":"ref5","first-page":"91","article-title":"Automating post-silicon debugging and repair","author":"chang","year":"0","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041815"},{"key":"ref7","first-page":"648","article-title":"Re-using DFT logic for functional and silicon debugging test","author":"gu","year":"0","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.50"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2004.1347600"},{"key":"ref1","first-page":"7","article-title":"A reconfigurable design-for-debug infrastricture for SoCs","author":"abramovici","year":"0","journal-title":"Proc ACM\/IEEE Des Autom Conf"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139171"},{"key":"ref22","first-page":"71","article-title":"The Power7TM processor SoC","author":"wendel","year":"0","journal-title":"Proc Int Conf IC Des Technol"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2341674"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512781"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.105"},{"key":"ref26","first-page":"37","article-title":"System-level validation of the Intel Pentium M processor","volume":"7","author":"silas","year":"2003","journal-title":"Intel Technol J"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.19"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8003558\/07872459.pdf?arnumber=7872459","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:40:16Z","timestamp":1641987616000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7872459\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9,1]]},"references-count":30,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tc.2017.2678504","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2017,9,1]]}}}