{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:12:37Z","timestamp":1761581557769,"version":"3.41.0"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2017,10,1]]},"DOI":"10.1109\/tc.2017.2705141","type":"journal-article","created":{"date-parts":[[2017,5,17]],"date-time":"2017-05-17T18:27:58Z","timestamp":1495045678000},"page":"1809-1815","source":"Crossref","is-referenced-by-count":12,"title":["A Dual-Clock Multiple-Queue Shared Buffer"],"prefix":"10.1109","volume":"66","author":[{"given":"Anastasios","family":"Psarras","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michalis","family":"Paschou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chrysostomos","family":"Nicopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giorgos","family":"Dimitrakopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0120"},{"article-title":"System with multiple dynamically-sized logical FIFOs sharing single memory and with read\/write pointers independently selectable and simultaneously responsive to respective read\/write FIFO selections","year":"2001","author":"sherlock","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.903938"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2331331"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378673"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"230","DOI":"10.1145\/1454115.1454148","article-title":"An Adaptive Resource Partitioning Algorithm for SMT Processors","author":"huaping wang","year":"2008","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"article-title":"Transaction response modification within interconnect circuitry","year":"2015","author":"tune","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.113"},{"key":"ref5","article-title":"Simulation and synthesis techniques for asynchronous FIFO design","author":"cummings","year":"2002","journal-title":"Proc Synopsys Users Group Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.50"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/12.144624"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2160348"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2383442"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8026540\/07930511.pdf?arnumber=7930511","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:33:13Z","timestamp":1750267993000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7930511\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,1]]},"references-count":14,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tc.2017.2705141","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2017,10,1]]}}}