{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T14:56:45Z","timestamp":1773413805213,"version":"3.50.1"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100005708","name":"EMC2","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100005708","id-type":"DOI","asserted-by":"publisher"}]},{"name":"German Federal Ministry of Education and Research","award":["01"],"award-info":[{"award-number":["01"]}]},{"name":"German Federal Ministry of Education and Research","award":["S14002O"],"award-info":[{"award-number":["S14002O"]}]},{"name":"ARTEMIS Joint Undertaking","award":["621429"],"award-info":[{"award-number":["621429"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2017,11,1]]},"DOI":"10.1109\/tc.2017.2714672","type":"journal-article","created":{"date-parts":[[2017,6,12]],"date-time":"2017-06-12T18:06:58Z","timestamp":1497290818000},"page":"1961-1974","source":"Crossref","is-referenced-by-count":13,"title":["Tackling the Bus Turnaround Overhead in Real-Time SDRAM Controllers"],"prefix":"10.1109","volume":"66","author":[{"given":"Leonardo","family":"Ecco","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolf","family":"Ernst","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.075"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-016-9253-4"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2015.13"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168943"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2015.24"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2016.8"},{"key":"ref16","article-title":"Technical report: Designing high-performance real-time SDRAM controllers for many-core systems (revision 1.0)","author":"ecco","year":"2017"},{"key":"ref17","year":"2009","journal-title":"JESD79-2F DDR2 SDRAM Specification"},{"key":"ref18","year":"2012","journal-title":"JESD79-3F DDR3 SDRAM Specification"},{"key":"ref19","year":"2012","journal-title":"JESD79-4 DDR4 SDRAM Specification"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039388"},{"key":"ref27","article-title":"DRAM Power: Open-source DRAM power and energy estimation tool","author":"chandrasekar","year":"0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289877"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2013.44"},{"key":"ref29","year":"0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2041634"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2011.33"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.37"},{"key":"ref2","first-page":"2015","article-title":"TILE-Gx72 processor—product brief","year":"0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176609"},{"key":"ref1","first-page":"2015","article-title":"TILE-Gx36 processor—product brief","year":"0"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370869"},{"key":"ref22","article-title":"ARM Cortex-A Series: Programmer’s Guide for ARMv8-A (version 1.0)","year":"2015"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013287"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925998"},{"key":"ref23","first-page":"161","article-title":"Accurate analysis of memory latencies for WCET estimation","author":"bourgade","year":"2008","journal-title":"Proc 16th Conf Real-Time and Network Syst"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-011-9129-6"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8060275\/07946168.pdf?arnumber=7946168","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:25Z","timestamp":1642004545000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7946168\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11,1]]},"references-count":29,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tc.2017.2714672","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2017,11,1]]}}}