{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,11]],"date-time":"2026-02-11T13:02:14Z","timestamp":1770814934845,"version":"3.50.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea (NRF)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003621","name":"Korea government (MSIP)","doi-asserted-by":"publisher","award":["2016R1A2B4011799"],"award-info":[{"award-number":["2016R1A2B4011799"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]},{"name":"ICT R&D program of MSIP\/IITP","award":["2016(R7177-16-0233)"],"award-info":[{"award-number":["2016(R7177-16-0233)"]}]},{"name":"Developement of Application Program Optimization Tools for High Performance Computing Systems"},{"name":"Samsung Electronics Company, Ltd., Hwasung, Korea"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018,1,1]]},"DOI":"10.1109\/tc.2017.2723392","type":"journal-article","created":{"date-parts":[[2017,7,4]],"date-time":"2017-07-04T18:32:52Z","timestamp":1499193172000},"page":"32-44","source":"Crossref","is-referenced-by-count":7,"title":["EXTREME: Exploiting Page Table for Reducing Refresh Power of 3D-Stacked DRAM Memory"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3360-6864","authenticated-orcid":false,"given":"Ho Hyun","family":"Shin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Young Min","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Duheon","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Byoung Jin","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dae-Hyung","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2013-8763","authenticated-orcid":false,"given":"Eui-Young","family":"Chung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.13"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280792"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950391"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.164"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669156"},{"key":"ref16","article-title":"Low-power function of mobile RAM-partial array self refresh (PASR)","year":"2005"},{"key":"ref17","first-page":"60","article-title":"An experimental study of data retention behavior in modern DRAM devices: Implications for retention time profiling mechanisms","author":"liu","year":"2013","journal-title":"Proc 40th Annu Int Symp Comput Archit"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2023248"},{"key":"ref19","article-title":"CACTI 6.0: A tool to model large caches","author":"laboratories","year":"2009"},{"key":"ref4","article-title":"Hybrid memory cube specification 2.0","year":"2014"},{"key":"ref3","article-title":"JESD235: High bandwidth memory (HBM) DRAM","year":"2013"},{"key":"ref6","article-title":"DDR3 SDRAM datasheet","year":"2006"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2602221"},{"key":"ref8","author":"sloss","year":"2004","journal-title":"ARM System Developer's Guide Designing and Optimizing System Software"},{"key":"ref7","article-title":"DDR4 SDRAM datasheet","year":"2014"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337161"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7124-1"},{"key":"ref9","author":"silberschatz","year":"2010","journal-title":"Operating System Concepts"},{"key":"ref20","article-title":"Calculating memory system power for DDR3","year":"2007"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The Gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8176066\/07968377.pdf?arnumber=7968377","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:23:36Z","timestamp":1642004616000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7968377\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1,1]]},"references-count":23,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tc.2017.2723392","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2018,1,1]]}}}