{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T03:29:00Z","timestamp":1764646140535,"version":"3.37.3"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018,2,1]]},"DOI":"10.1109\/tc.2017.2735399","type":"journal-article","created":{"date-parts":[[2017,8,3]],"date-time":"2017-08-03T18:14:12Z","timestamp":1501784052000},"page":"208-221","source":"Crossref","is-referenced-by-count":19,"title":["DuCNoC: A High-Throughput FPGA-Based NoC Simulator Using Dual-Clock Lightweight Router Micro-Architecture"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3619-2465","authenticated-orcid":false,"given":"Hadi Mardani","family":"Kamali","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kimia Zamiri","family":"Azar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaahin","family":"Hessabi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2015","key":"ref32","article-title":"ZC706 PCIe targeted ref. design (UG963)"},{"year":"2016","key":"ref31","article-title":"Zynq-7000 all programmable SoC, technical reference manual (UG585)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1070006"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.11"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CODESS.2003.1275248"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-007-9007-6"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2007.370516"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837390"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.10"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2008.74"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2011.5970513"},{"key":"ref18","first-page":"147","article-title":"AcENoCs: A configurable HW\/SW platform for FPGA accelerated NoC emulation","author":"pai","year":"2011","journal-title":"Proc IEEE Int Conf VLSI Des"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2012.6211781"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310774"},{"key":"ref4","first-page":"86","article-title":"A detailed and flexible cycle-accurate network-on-chip simulator","author":"nan","year":"2013","journal-title":"Proc Int Symp Perform Anal Syst Softw"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/40.988687"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EMPDP.2002.994207"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/40.903059","article-title":"A delay model for router microarchitectures","volume":"21","author":"peh","year":"2001","journal-title":"IEEE Micro"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The GEM5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/244804.244807"},{"key":"ref7","first-page":"1","article-title":"RSIM: An execution-driven simulator for ILP-based shared-memory multiprocessors and uniprocessors","author":"pai","year":"1997","journal-title":"Proc Workshop on Comput Architect Educ"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref9","first-page":"174","article-title":"OCCN: A NoC modeling and simulation framework. Journal of systems architecture","volume":"50","author":"coppola","year":"2004","journal-title":"Euromicro J"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375263"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40820-5_15"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2014.6861336"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.121"},{"key":"ref24","first-page":"1","article-title":"Ultra-fast NoC emulation on a single FPGA","author":"chu","year":"2015","journal-title":"Proc IEEE Int Conf Field Programmable Logic Appl"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2014.04.011"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577377"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2768177.2768182"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8255532\/08000664.pdf?arnumber=8000664","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:25Z","timestamp":1642004665000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8000664\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2,1]]},"references-count":32,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tc.2017.2735399","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2018,2,1]]}}}