{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T16:51:21Z","timestamp":1771951881610,"version":"3.50.1"},"reference-count":52,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Swedish Research Council UPMARC Linnaeus Centre"},{"name":"Swedish VR","award":["2016-05086"],"award-info":[{"award-number":["2016-05086"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018,4,1]]},"DOI":"10.1109\/tc.2017.2769641","type":"journal-article","created":{"date-parts":[[2017,11,3]],"date-time":"2017-11-03T18:10:31Z","timestamp":1509732631000},"page":"513-527","source":"Crossref","is-referenced-by-count":1,"title":["Static Instruction Scheduling for High Performance on Limited Hardware"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4988-505X","authenticated-orcid":false,"given":"Kim-Anh","family":"Tran","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8742-134X","authenticated-orcid":false,"given":"Trevor E.","family":"Carlson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Konstantinos","family":"Koukos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Magnus","family":"Sjalander","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vasileios","family":"Spiliopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefanos","family":"Kaxiras","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8642-2447","authenticated-orcid":false,"given":"Alexandra","family":"Jimborean","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/BF01205185"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.696999"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2764967.2771935"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2017.7863749"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250746"},{"key":"ref30","year":"2016"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650566"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/BF01205182"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2012.36"},{"key":"ref34","article-title":"Memory characterization of workloads using instrumentation-driven simulation","author":"jaleel","year":"2010"},{"key":"ref28","article-title":"SNU NPB suite","author":"seo","year":"2013"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114174"},{"key":"ref29","year":"2016"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/248208.237169"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"609","DOI":"10.1109\/12.381947","article-title":"Effective hardware-based data prefetching for high-performance processors","volume":"44","author":"baer","year":"1995","journal-title":"IEEE Trans Comput"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2892208.2892235"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2017.7863725"},{"key":"ref21","year":"2017","journal-title":"Zesty sigsetjmp(3) User's Manual"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref23","article-title":"ARM A53\/A57\/T760 investigated - Samsung Galaxy Note 4 exynos review","year":"2016"},{"key":"ref26","article-title":"NAS parallel benchmarks","year":"1999"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346187"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2361526"},{"key":"ref52","article-title":"Control-flow decoupling: An approach for timely, non-speculative branching","author":"sheikh","year":"2013"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2017.7863738"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772973"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742774"},{"key":"ref12","first-page":"439","article-title":"Program slicing","author":"weiser","year":"1981","journal-title":"Proc Int Conf Softw Eng"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465012"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2581122.2544161"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2892208.2892209"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.21"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762725"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28652-0_12"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1181775.1181785"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.2200\/S00611ED1V01Y201411CAC030"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2677037"},{"key":"ref6","article-title":"AMD Opteron A-series processors","year":"2016"},{"key":"ref5","article-title":"HPE ProLiant m400 server cartridge","author":"enterprise","year":"2016"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/71.476167"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006708"},{"key":"ref49","first-page":"269","article-title":"Mitosis compiler: An infrastructure for speculative threading based on pre-computation slices","author":"qui\u00f1ones","year":"2005","journal-title":"Proc ACM Conf Program Lang Des Implementation"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54022"},{"key":"ref46","first-page":"495","article-title":"Adaptive compiler directed prefetching for EPIC processors","author":"kim","year":"2004","journal-title":"Proc Int Conf Parallel Distrib Process Techn Appl"},{"key":"ref45","author":"hennessy","year":"2011","journal-title":"Computer Architecture Fifth Edition A Quantitative Approach Appendix H Hardware and Software for VLIW and EPIC"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/1961295.1950411"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.35"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106986"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/55364.55407"},{"key":"ref44","article-title":"Effective instruction scheduling with limited registers","author":"chen","year":"2001"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/12.372029"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8310737\/08094900.pdf?arnumber=8094900","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:07Z","timestamp":1642004527000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8094900\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4,1]]},"references-count":52,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tc.2017.2769641","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2018,4,1]]}}}