{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,11]],"date-time":"2025-04-11T04:16:28Z","timestamp":1744344988812,"version":"3.40.4"},"reference-count":63,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100010418","name":"Institute for Information & communications Technology Promotion","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100010418","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Korea government","award":["2016-0-00140"],"award-info":[{"award-number":["2016-0-00140"]}]},{"name":"Technology Innovation Program","award":["10080590"],"award-info":[{"award-number":["10080590"]}]},{"name":"Ministry of Trade, Industry & Energy"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018,4,1]]},"DOI":"10.1109\/tc.2017.2770126","type":"journal-article","created":{"date-parts":[[2017,11,6]],"date-time":"2017-11-06T21:33:47Z","timestamp":1510004027000},"page":"498-512","source":"Crossref","is-referenced-by-count":4,"title":["Simultaneous and Speculative Thread Migration for Improving Energy Efficiency of Heterogeneous Core Architectures"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5376-7796","authenticated-orcid":false,"given":"Changmin","family":"Lee","sequence":"first","affiliation":[{"name":"School of Electrical and Electronics Engineering, Yonsei University, Seodaemun-gu, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5390-6445","authenticated-orcid":false,"given":"Won Woo","family":"Ro","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronics Engineering, Yonsei University, Seodaemun-gu, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/40.888701","article-title":"Power-aware microarchitecture: Design and modeling challenges for next-generation microprocessors","volume":"20","author":"brooks","year":"0","journal-title":"IEEE Micro"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1995.482411"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750417"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000093"},{"article-title":"Exascale computing study: Technology challenges in achieving exascale systems","year":"2008","author":"bergman","key":"ref31"},{"key":"ref30","first-page":"266","article-title":"Characterizing and comparing prevailing simulation techniques","author":"yi","year":"2005","journal-title":"Proc 11th Int Symp High-Perform Comput Archit"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522306"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253246"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665742"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.35"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346182"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.41"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.15"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.43"},{"key":"ref28","first-page":"355","article-title":"Two techniques to enhance the performance of memory consistency models","author":"gharachorloo","year":"1991","journal-title":"Proc Int Conf Parallel Process"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/40.877952"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781076"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508274"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1069995"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750407"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261388"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1999.807517"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305214"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006254"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303010"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2430861"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273530"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830791"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974710"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086707"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.18"},{"key":"ref54","first-page":"10:1","article-title":"Low-latency adaptive mode transitions and hierarchical power management in asymmetric clustered cores","volume":"10","author":"shifer","year":"2008","journal-title":"ACM Trans Archit Code Optim"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/1242531.1242548"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744833"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540746"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750380"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.46"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370865"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105405"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250876"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006708"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2547387"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261391"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.37"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253185"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237019"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.36"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105745"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/859626.859629"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485924"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555793"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250686"},{"key":"ref45","first-page":"231","article-title":"Dual-core execution: Building a highly scalable single-thread instruction window","author":"zhou","year":"2005","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/1880043.1880046"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658644"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228567"},{"key":"ref41","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250883"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.17"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8310737\/08097407.pdf?arnumber=8097407","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T17:10:19Z","timestamp":1744305019000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8097407\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4,1]]},"references-count":63,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tc.2017.2770126","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2018,4,1]]}}}