{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:58:36Z","timestamp":1740131916446,"version":"3.37.3"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2018,5,1]],"date-time":"2018-05-01T00:00:00Z","timestamp":1525132800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,5,1]],"date-time":"2018-05-01T00:00:00Z","timestamp":1525132800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,5,1]],"date-time":"2018-05-01T00:00:00Z","timestamp":1525132800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,5,1]],"date-time":"2018-05-01T00:00:00Z","timestamp":1525132800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Science Foundation","award":["CCF-1423302","CNS-1527051"],"award-info":[{"award-number":["CCF-1423302","CNS-1527051"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018,5,1]]},"DOI":"10.1109\/tc.2017.2773061","type":"journal-article","created":{"date-parts":[[2017,11,14]],"date-time":"2017-11-14T19:09:18Z","timestamp":1510686558000},"page":"740-747","source":"Crossref","is-referenced-by-count":5,"title":["NUDA: Non-Uniform Directory Architecture for Scalable Chip Multiprocessors"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9853-3037","authenticated-orcid":false,"given":"Wei","family":"Shu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8357-6632","authenticated-orcid":false,"given":"Nian-Feng","family":"Tzeng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001146"},{"key":"ref11","first-page":"302","article-title":"The Stanford FLASH multiprocessor","author":"kuskin","year":"0","journal-title":"Proc Int Symp Comput Archit"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.19"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744354"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237151"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168950"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2698043"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.24"},{"key":"ref18","first-page":"161","author":"sorin","year":"2011","journal-title":"A Primer on Memory Consistency and Cache Coherence"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000076"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830832"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.27"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264206"},{"key":"ref7","first-page":"312","article-title":"Reducing memory and traffic requirements for\n scalable directory-based cache coherence schemes","author":"gupta","year":"0","journal-title":"Proc Int Conf Parallel Process"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.4"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/2.121510"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830774"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1145\/1854273.1854294","article-title":"SPACE: Sharing pattern-based directory coherence for multicore scalability","author":"zhao","year":"2010","journal-title":"Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques (PACT)"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/12\/8332063\/8107506-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8332063\/08107506.pdf?arnumber=8107506","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:56:18Z","timestamp":1649444178000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8107506\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5,1]]},"references-count":21,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tc.2017.2773061","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2018,5,1]]}}}