{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T00:08:47Z","timestamp":1780445327686,"version":"3.54.1"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2018,5,1]],"date-time":"2018-05-01T00:00:00Z","timestamp":1525132800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018,5,1]]},"DOI":"10.1109\/tc.2017.2776139","type":"journal-article","created":{"date-parts":[[2017,11,22]],"date-time":"2017-11-22T19:23:31Z","timestamp":1511378611000},"page":"631-645","source":"Crossref","is-referenced-by-count":10,"title":["Clockless Spintronic Logic: A Robust and Ultra-Low Power Computing Paradigm"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2303-1120","authenticated-orcid":false,"given":"Yu","family":"Bai","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6864-7255","authenticated-orcid":false,"given":"Ronald F.","family":"DeMara","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7718-0220","authenticated-orcid":false,"given":"Jia","family":"Di","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3225-4406","authenticated-orcid":false,"given":"Mingjie","family":"Lin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242461"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1021\/nl901874j"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.2200\/S00202ED1V01Y200907DCS023"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687491"},{"key":"ref31","author":"burg","year":"2013","journal-title":"VLSI-SoC From Algorithms to Circuits and System-on-Chip Design 20th IFIP WG 10 5\/IEEE International Conference on Very Large Scale Integration 2012"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2013.6633812"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1021\/nl203687n"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/EEEI.2012.6377081"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2008.4687366"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2391632"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.61"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2003.12.004"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2437902"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724553"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.98.247204"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1063\/1.4716460"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2011.6035047"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938207"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2188302"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2010.5696139"},{"key":"ref28","first-page":"41","article-title":"CMOS implementation of static threshold gates with hysteresis: A new approach","author":"parsan","year":"2012","journal-title":"Proc IEEE\/IFIP 20th Int Conf VLSI System-on-Chip"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SIGTELCOM.2017.7849815"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1002\/cta.1870"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2557812"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2625245"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1063\/1.3271827"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2016.7803911"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2360545"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2360527"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/0471702897"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903019"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511674730"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea5020081"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.151"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2015.2462731"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2012.14"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.27"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.82"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2231889"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8332063\/08118192.pdf?arnumber=8118192","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T06:38:57Z","timestamp":1643179137000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8118192\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5,1]]},"references-count":39,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tc.2017.2776139","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2018,5,1]]}}}