{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:48:43Z","timestamp":1771703323573,"version":"3.50.1"},"reference-count":58,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61672048"],"award-info":[{"award-number":["61672048"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018,6,1]]},"DOI":"10.1109\/tc.2017.2776272","type":"journal-article","created":{"date-parts":[[2017,11,24]],"date-time":"2017-11-24T19:05:53Z","timestamp":1511550353000},"page":"890-897","source":"Crossref","is-referenced-by-count":13,"title":["CRAT: Enabling Coordinated Register Allocation and Thread-Level Parallelism Optimization for GPUs"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9113-3949","authenticated-orcid":false,"given":"Xiaolong","family":"Xie","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9076-7998","authenticated-orcid":false,"given":"Yun","family":"Liang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiuhong","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yudong","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guangyu","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dongrui","family":"Fan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1806596.1806606"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.23"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2555243.2555254"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485951"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830796"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835936"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2015.7054184"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.20"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835939"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000080"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001161"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0647"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.30"},{"key":"ref2","first-page":"157","article-title":"Neither more nor less:\n Optimizing thread-level parallelism for GPGPUs","author":"kay?ran","year":"2013","journal-title":"Proc Int l Conf Parallel Architectures and Compilation Techniques"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.16"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798270"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830822"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830780"},{"key":"ref24","first-page":"114","article-title":"Managing GPU concurrency in heterogeneous\n architectures","author":"kay?ran","year":"2014","journal-title":"Proc Annu IEEE\/ACM Int Symp Microarchitecture"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2313342"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446078"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.76"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897966"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751237"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783717"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597685"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540716"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835970"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522337"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155675"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056024"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref11","article-title":"Register allocation via graph coloring","author":"briggs","year":"1992"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.107"},{"key":"ref12","first-page":"231","article-title":"Understanding\n the tradeoffs between software-managed versus hardware-managed caches in GPUs","author":"li","year":"2014","journal-title":"Proc IEEE Int Symp Perform Anal Syst Software"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693470"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451158"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref17","article-title":"Parboil Benchmark Suite","author":"stratton","year":"0"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555775"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.18"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835937"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.11"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830813"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830784"},{"key":"ref8","first-page":"515","article-title":"CAWA:\n Coordinated warp scheduling and cache prioritization for critical warp acceleration of GPGPU workloads","author":"lee","year":"2015","journal-title":"Proc ACM\/IEEE 42nd Annu Int Symp Comput Archit"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/0096-0551(81)90048-5"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835938"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155656"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691165"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540718"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056023"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2424962"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.53"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669119"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001158"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830830"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8356015\/08119900.pdf?arnumber=8119900","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:18Z","timestamp":1642004538000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8119900\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,1]]},"references-count":58,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tc.2017.2776272","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,6,1]]}}}