{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,17]],"date-time":"2026-07-17T15:55:40Z","timestamp":1784303740375,"version":"3.55.0"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Spanish Government","award":["TIN2013-42253-P"],"award-info":[{"award-number":["TIN2013-42253-P"]}]},{"name":"Spanish Government","award":["TIN2016-80920-R"],"award-info":[{"award-number":["TIN2016-80920-R"]}]},{"name":"Junta de Andalucia","award":["P11-TIC8144"],"award-info":[{"award-number":["P11-TIC8144"]}]},{"name":"Junta de Andalucia","award":["P12-TIC1470"],"award-info":[{"award-number":["P12-TIC1470"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018,6,1]]},"DOI":"10.1109\/tc.2017.2776908","type":"journal-article","created":{"date-parts":[[2017,11,23]],"date-time":"2017-11-23T19:09:54Z","timestamp":1511464194000},"page":"816-829","source":"Crossref","is-referenced-by-count":8,"title":["Lightweight Hardware Transactional Memory for GPU Scratchpad Memory"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0269-2640","authenticated-orcid":false,"given":"Alejandro","family":"Villegas","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rafael","family":"Asenjo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4140-2589","authenticated-orcid":false,"given":"Angeles","family":"Navarro","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2233-0011","authenticated-orcid":false,"given":"Oscar","family":"Plata","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Kaeli","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/j.ipl.2008.01.002"},{"key":"ref10","first-page":"121","article-title":"Towards a software transactional memory for graphics processors","author":"cederman","year":"2010","journal-title":"Proc 10th Eurographics Conf Parallel Graphics Vis"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2581122.2544139"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2014.55"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48096-0_28"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155655"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540743"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446071"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01728-5","author":"harris","year":"2010","journal-title":"Transactional Memory"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370865"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2442516.2442531"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378564"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2010.5650274"},{"key":"ref27","first-page":"1","article-title":"RelSTM: A proactive transactional memory scheduler","author":"sainz","year":"2013","journal-title":"Proc 8th ACM SIGPLAN Workshop Trans Comput"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2903150.2903155"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636089"},{"key":"ref5","first-page":"12:1","article-title":"CudaDMA: Optimizing GPU memory bandwidth via warp specialization","author":"bauer","year":"2011","journal-title":"Proc Int Conf High Perform Comput Netw Storage Anal"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751232"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.82"},{"key":"ref2","article-title":"The OpenCL Specification v2.0","year":"2015"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698569"},{"key":"ref1","article-title":"CUDA C Programming Guide v9.0","year":"2017"},{"key":"ref20","author":"halstead","year":"1977","journal-title":"Elements of Software Science (Operating and Programming Systems Series)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/2.689674"},{"key":"ref21","article-title":"Reference guide southern islands series instruction set architecture","year":"2012"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2012.292"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCBDA.2017.7951909"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-016-1944-z"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8356015\/08119530.pdf?arnumber=8119530","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,8]],"date-time":"2022-08-08T05:36:04Z","timestamp":1659936964000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8119530\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,1]]},"references-count":30,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tc.2017.2776908","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2018,6,1]]}}}