{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,6]],"date-time":"2026-08-06T18:13:57Z","timestamp":1786040037165,"version":"3.56.0"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Science Foundation","award":["CCF-1533762"],"award-info":[{"award-number":["CCF-1533762"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018,6,1]]},"DOI":"10.1109\/tc.2017.2779151","type":"journal-article","created":{"date-parts":[[2017,12,4]],"date-time":"2017-12-04T19:20:03Z","timestamp":1512415203000},"page":"847-860","source":"Crossref","is-referenced-by-count":21,"title":["Sanitizer: Mitigating the Impact of Expensive ECC Checks on STT-MRAM Based Main Memories"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7704-0412","authenticated-orcid":false,"given":"Xiaochen","family":"Guo","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1496-5650","authenticated-orcid":false,"given":"Mahdi Nazm","family":"Bojnordi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1330-0251","authenticated-orcid":false,"given":"Qing","family":"Guo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Engin","family":"Ipek","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1155\/2003\/401032"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref31","first-page":"97","article-title":"Optimized design for high-speed parallel BCH encoder","author":"jun","year":"2005","journal-title":"Proc IEEE Int Workshop VLSI Des Video Technol"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"ref34","first-page":"1","article-title":"SimPoint 3.0: Faster and more flexible\n program analysis","volume":"7","author":"hamerly","year":"2005","journal-title":"J Instruction Level Parallelism"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1063\/1.3694270"},{"key":"ref11","first-page":"24.1.1","article-title":"Extended scalability of perpendicular STT-MRAM towards\n sub-20 nm MTJ node","author":"kim","year":"2011","journal-title":"Proc IEEE Int Electron Devices Meet"},{"key":"ref12","year":"2013"},{"key":"ref13","article-title":"Latest advances and future prospects of STT-RAM","author":"driskill-smith","year":"2010","journal-title":"Proc Non-Volatile Memories Workshop"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479128"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168941"},{"key":"ref16","first-page":"148","article-title":"A nondestructive self-reference scheme for spin-transfer torque random access memory (STT-RAM)","author":"chen","year":"2010","journal-title":"Proc Des Autom Test Eur Conf Exhibition"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736023"},{"key":"ref19","article-title":"Technical note: Understanding the quality and reliability requirements for\n bare die applications","year":"2001"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.354942"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1137\/0108018"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2042041"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(60)90287-4"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337192"},{"key":"ref29","article-title":"New generation of predictive technology model for sub-45nm design exploration","author":"zhao","year":"2006","journal-title":"Proc Int Symp Quality Electron Des"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736064"},{"key":"ref8","article-title":"Spin-Torque MRAM Technical Brief","year":"2013"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"ref2","first-page":"1","article-title":"Improving STT-MRAM density through\n multibit error correction","author":"bel","year":"2014","journal-title":"Proc Des Autom Test Eur Conf Exhibition"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433948"},{"key":"ref1","first-page":"54","article-title":"Sttram scaling and retention failure","volume":"17","author":"naeimi","year":"2013","journal-title":"Intel Technol J"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503257"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.22"},{"key":"ref21","first-page":"60","article-title":"An experimental study of data retention behavior in modern dram devices:\n Implications for retention time profiling mechanisms","author":"liu","year":"2013","journal-title":"Proc 40th Annu Int Symp Comput Archit"},{"key":"ref24","article-title":"SESC simulator","author":"renau","year":"2005"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1986.1057171"},{"key":"ref26","first-page":"33","article-title":"CACTI-3DD: Architecture-level modeling for 3d die-stacked dram main memory","author":"chen","year":"2012","journal-title":"Proc Des Autom Test Eur Conf Exhibition"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/12\/8356015\/8126226-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8356015\/08126226.pdf?arnumber=8126226","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:55:50Z","timestamp":1649444150000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8126226\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,1]]},"references-count":35,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tc.2017.2779151","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2018,6,1]]}}}