{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:42:11Z","timestamp":1761324131058,"version":"3.37.3"},"reference-count":73,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"MOST program","award":["MOST 103-2221-E-011-111-MY3"],"award-info":[{"award-number":["MOST 103-2221-E-011-111-MY3"]}]},{"name":"MOST program","award":["MOST 106-2221-E-011-024"],"award-info":[{"award-number":["MOST 106-2221-E-011-024"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018,6,1]]},"DOI":"10.1109\/tc.2017.2783941","type":"journal-article","created":{"date-parts":[[2017,12,15]],"date-time":"2017-12-15T22:21:17Z","timestamp":1513376477000},"page":"874-889","source":"Crossref","is-referenced-by-count":8,"title":["STEM: A Thermal-Constrained Real-Time Scheduling for 3D Heterogeneous-ISA Multicore Processors"],"prefix":"10.1109","volume":"67","author":[{"given":"Ting-Hao","family":"Tsai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8698-1318","authenticated-orcid":false,"given":"Ya-Shu","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xue-Xin","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng-Yu","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"ref73"},{"year":"0","key":"ref72"},{"year":"2016","key":"ref71","article-title":"Mobile gpumark"},{"year":"2016","key":"ref70","article-title":"FPS metering(free benchmark)"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2532862"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419681"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744916"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488949"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2014.1359"},{"journal-title":"Comput -Aided Des (ICCAD) 2013 IEEE\/ACM Int Conf IEEE","article-title":"Agent-based distributed power management for Kilo-core processors: Special Session: “Keeping kilo-core chips cool: New directions and emerging solutions","year":"2013","key":"ref30"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/CODESISSS.2015.7331373"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2656103"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357167"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0900"},{"year":"2013","key":"ref60","article-title":"Apple a7"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE.2017.7889331"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593151"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.127"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0286"},{"year":"2013","key":"ref64","article-title":"Inside the apple a7 from the iphone 5s - updated"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176641"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289846"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1016\/j.ijheatmasstransfer.2016.02.010"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898009"},{"year":"2010","key":"ref67","article-title":"Hotspot"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2015.7159833"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/84.767114"},{"year":"2013","key":"ref2","article-title":"Tegra 4 specifications"},{"year":"2014","key":"ref1","article-title":"AMD compute cores"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372657"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2103380.2103388"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273521"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2446938"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"1127","DOI":"10.1109\/TVLSI.2008.2000726","article-title":"Static and dynamic temperature-aware scheduling for multiprocessor SoCs","volume":"16","author":"whisnant","year":"2008","journal-title":"IEEE Trans Very Large Scale Integration Syst"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2247656"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0611"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2014.05.001"},{"key":"ref51","first-page":"773","article-title":"THOR: Orchestrated thermal management of cores and networks in 3D many-core architectures","author":"lee","year":"2015","journal-title":"Proc Asia South Pacific Des Autom Conf"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1023\/A:1025120124771"},{"key":"ref58","article-title":"Comparison of empirical success rates of global versus partitioned fixed-priority and EDF scheduling for hard real time","author":"baker","year":"2005","journal-title":"Dept Comput Sci Florida State Univ"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0328"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/2380356.2380379"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2010.9"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2014.09.037"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1063\/1.1722048"},{"key":"ref52","first-page":"163","article-title":"Temperature-aware runtime power management for chip-multiprocessors with 3D stacked cache","author":"kang","year":"2014","journal-title":"Proc Int Symp Quality Electron Des"},{"key":"ref10","first-page":"1","article-title":"Thermal-aware on-line task allocation for 3D multi-core processor throughput optimization","author":"lung","year":"2011","journal-title":"Proc Des Autom Test Eur Conf Exhibition"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2360802"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1036"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2423636.2423642"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2015.10.038"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2017.8046321"},{"key":"ref15","article-title":"A note on the exact schedulability analysis for segmented self-suspending systems","author":"chen","year":"2016","journal-title":"CoRR"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.26"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-011-9140-y"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2012.114"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2013.12"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1587\/elex.12.20152001"},{"year":"2015","key":"ref3","article-title":"66AK2l06 multicore DSP+ARM keystone II system-on-chip (SoC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024876"},{"key":"ref5","first-page":"785","article-title":"Heterogeneous architecture design with emerging 3D and non-volatile memory technologies","author":"zou","year":"2015","journal-title":"Proc Asia South Pacific Des Autom Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2009.27"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450547"},{"key":"ref49","doi-asserted-by":"crossref","first-page":"1479","DOI":"10.1109\/TCAD.2008.925793","article-title":"Three-dimensional chip-multiprocessor run-time thermal management","volume":"27","author":"zhu","year":"2008","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"351","DOI":"10.7873\/DATE.2015.0724","article-title":"An Online Thermal-Constrained Task Scheduler for 3D Multi-Core Processors","author":"chien-hui liao","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2007.37"},{"year":"2013","key":"ref45","article-title":"Armv8-a power management"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669121"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665692"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364517"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2517025"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2009.34"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503281"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8356015\/08214221.pdf?arnumber=8214221","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:17Z","timestamp":1642004537000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8214221\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,1]]},"references-count":73,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tc.2017.2783941","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2018,6,1]]}}}