{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,24]],"date-time":"2025-06-24T05:44:32Z","timestamp":1750743872364,"version":"3.37.3"},"reference-count":53,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Artemis EMC2 Project","award":["621429"],"award-info":[{"award-number":["621429"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018,7,1]]},"DOI":"10.1109\/tc.2017.2785225","type":"journal-article","created":{"date-parts":[[2017,12,22]],"date-time":"2017-12-22T20:17:27Z","timestamp":1513973847000},"page":"934-948","source":"Crossref","is-referenced-by-count":5,"title":["Memory and Communication Profiling for Accelerator-Based Platforms"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4480-2489","authenticated-orcid":false,"given":"Imran","family":"Ashraf","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nader","family":"Khammassi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9911-4846","authenticated-orcid":false,"given":"Mottaqiallah","family":"Taouil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koen","family":"Bertels","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485943"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"year":"0","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755947"},{"article-title":"Dynamic binary analysis and instrumentation","year":"2004","author":"nethercote","key":"ref31"},{"article-title":"Multiple architecture characterization of the build Process with\n OProfile","year":"2003","author":"cohen","key":"ref30"},{"key":"ref37","first-page":"2","article-title":"Using valgrind to detect undefined value errors with bit-precision","author":"seward","year":"2005","journal-title":"Proc Annu Conf USENIX Annu Tech Conf"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1791194.1791203"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2015.7396732"},{"year":"0","key":"ref34"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1254810.1254820"},{"article-title":"Quantitative application data flow characterization for\n heterogeneous multicore architectures","year":"2012","author":"ostadzadeh","key":"ref27"},{"year":"0","key":"ref29"},{"year":"0","key":"ref2","article-title":"AMD A10–7850K APU."},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332629"},{"year":"0","key":"ref20","article-title":"NVPROF and NVVP, Nvidia command-line and visual profilers"},{"year":"0","key":"ref22"},{"year":"0","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306792"},{"key":"ref23","first-page":"24","article-title":"Static and dynamic analysis: Synergy and duality","author":"ernst","year":"2003","journal-title":"Proc Workshop Dynamic Analysis"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2010.56"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/S1571-0661(04)81047-8"},{"year":"0","key":"ref50"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1002\/0470855762"},{"year":"0","key":"ref53"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557175"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2082156.2082172"},{"article-title":"Beyond the power and memory walls: The role of HyperTransport in\n future system architectures","year":"2009","author":"duato","key":"ref11"},{"year":"1995","key":"ref40"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146980"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-68564-7_9"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419926"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.60"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2006.43"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-68555-5_1"},{"year":"0","key":"ref4","article-title":"OMAP3530 application processors."},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.104"},{"year":"0","key":"ref5","article-title":"Zynq-7000 all programmable SoC."},{"article-title":"Next generation POWER microprocessor","year":"2013","author":"stuecheli","key":"ref8"},{"year":"2012","key":"ref7"},{"year":"0","key":"ref49","article-title":"USF"},{"year":"2012","key":"ref9","article-title":"GeForce GT 640 Specifications"},{"key":"ref46","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1145\/130823.130824","article-title":"SPLASH:\n Stanford parallel applications for shared-memory","volume":"20","author":"singh","year":"1992","journal-title":"SIGARCH Comput Archit News"},{"key":"ref45","first-page":"674","article-title":"An iterative image registration technique with an application to stereo vision","author":"lucas","year":"1981","journal-title":"Proc 7th Int Joint Conf Artif Intell"},{"article-title":"Zedboard.","year":"0","author":"tm","key":"ref48"},{"article-title":"Aligning sequence reads, clone sequences and assembly contigs with BWA-MEM","year":"2013","author":"li","key":"ref47"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/27.3.238"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/800230.806987"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.1986.4767851"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2005.59"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8375033\/08234629.pdf?arnumber=8234629","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:47Z","timestamp":1642004567000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8234629\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,1]]},"references-count":53,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tc.2017.2785225","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2018,7,1]]}}}