{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:58:38Z","timestamp":1740131918261,"version":"3.37.3"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"EPSRC Centre for Doctoral Training in High Performance Embedded and Distributed Systems","award":["EP\/L016796\/1"],"award-info":[{"award-number":["EP\/L016796\/1"]}]},{"name":"EPSRC grants","award":["EP\/I020357\/1","EP\/K034448\/1","EP\/K015168\/1"],"award-info":[{"award-number":["EP\/I020357\/1","EP\/K034448\/1","EP\/K015168\/1"]}]},{"name":"Imperial College Research Fellowship (Wickerson)"},{"name":"Royal Academy of Engineering\/Imagination Technologies Research Chair (Constantinides)"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018,7,1]]},"DOI":"10.1109\/tc.2017.2786249","type":"journal-article","created":{"date-parts":[[2017,12,29]],"date-time":"2017-12-29T19:12:06Z","timestamp":1514574726000},"page":"992-1006","source":"Crossref","is-referenced-by-count":3,"title":["Scheduling Weakly Consistent C Concurrency for Reconfigurable Hardware"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9083-8349","authenticated-orcid":false,"given":"Nadesh","family":"Ramanathan","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6735-5533","authenticated-orcid":false,"given":"John","family":"Wickerson","sequence":"additional","affiliation":[]},{"given":"George A.","family":"Constantinides","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"Lock-free single-producer\/single-consumer ringbuffer","year":"2013","author":"blechmann","key":"ref39"},{"article-title":"Lock-free single-producer-single-consumer circular queue","year":"2014","author":"hedstr\u00f6m","key":"ref38"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192755"},{"article-title":"A tutorial\n introduction to the ARM and POWER relaxed memory models","year":"2012","author":"maranget","key":"ref32"},{"article-title":"Compositional verification of relaxed-memory program transformations","year":"2016","author":"dodds","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718365"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2015.7393142"},{"article-title":"cppreference.com gets acquire\/release instructions\n wrong","year":"2016","author":"wickerson","key":"ref36"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024842"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"190","DOI":"10.1145\/3009837.3009838","article-title":"Automatically\n comparing memory consistency models","author":"wickerson","year":"2017","journal-title":"Proc ACM Symp Principles Program Languages"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021733"},{"year":"0","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.28"},{"journal-title":"Vivado Design Suite User Guide High-Level Synthesis","year":"2016","key":"ref13"},{"key":"ref14","first-page":"3","article-title":"Kiwi: Synthesis of FPGA circuits from parallel programs","author":"greaves","year":"2008","journal-title":"Proc Int Symp Field-Programmable Custom Comput Mach"},{"journal-title":"SDAccel Development Environment - User Guide (v2016 2)","year":"2016","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270297"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.206"},{"journal-title":"Altera SDK for OpenCL (2016 05 02)","year":"2016","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847343"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691121"},{"journal-title":"The OpenCL Specification","year":"2013","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1014192.802449"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675439"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1926385.1926394"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927490"},{"key":"ref5","first-page":"731","article-title":"Remote-scope promotion:\n Clarified, rectified, and verified","author":"wickerson","year":"2015","journal-title":"Proc ACM SIGPLAN Int Conf Object-Oriented Program Syst Languages Appl"},{"journal-title":"Software Abstractions Logic Language and Analysis","year":"2012","author":"jackson","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694391"},{"journal-title":"Programming Languages – C","year":"2011","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"key":"ref1","first-page":"1","article-title":"More than you ever wanted to know about synchronization","author":"gramoli","year":"2015","journal-title":"Proc ACM SIGPLAN Symp Principles Practice Parallel Program"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.43"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080206"},{"key":"ref21","first-page":"69","article-title":"Correct and efficient work-stealing\n for weak memory models","author":"l\u00ea","year":"2013","journal-title":"Proc ACM SIGPLAN Symp Principles Practice Parallel Program"},{"key":"ref24","first-page":"143","article-title":"A study on the impact of compiler\n optimizations on high-level synthesis","author":"cong","year":"2012","journal-title":"Proc Int Workshop Languages Compilers Parallel Comput"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1109\/FCCM.2013.50","article-title":"The effect of compiler optimizations on\n high-level synthesis for FPGAs","author":"huang","year":"2013","journal-title":"Proc Int Symp Field-Programmable Custom Comput Mach"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147025"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.69"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8375033\/08241825.pdf?arnumber=8241825","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T06:46:46Z","timestamp":1643179606000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8241825\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,1]]},"references-count":39,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tc.2017.2786249","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2018,7,1]]}}}