{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:58:38Z","timestamp":1740131918681,"version":"3.37.3"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018,7,1]]},"DOI":"10.1109\/tc.2017.2786723","type":"journal-article","created":{"date-parts":[[2017,12,25]],"date-time":"2017-12-25T21:42:47Z","timestamp":1514238167000},"page":"905-919","source":"Crossref","is-referenced-by-count":0,"title":["A Compositional Approach for Verifying Protocols Running on On-Chip Networks"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6625-1123","authenticated-orcid":false,"given":"Freek","family":"Verbeek","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0352-0197","authenticated-orcid":false,"given":"Pooria M.","family":"Yaghini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2816-6953","authenticated-orcid":false,"given":"Ashkan","family":"Eghbal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7216-0546","authenticated-orcid":false,"given":"Nader","family":"Bagherzadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30494-4_27"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2008.ECP.14"},{"key":"ref33","volume":"828","author":"paulson","year":"1994","journal-title":"Isabelle A Generic Theorem Prover"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2009.5351126"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-10235-3"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/BF01384314"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2006.319992"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297672"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.38"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/277651.277672"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44798-9_17"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2663345"},{"key":"ref29","first-page":"111","article-title":"Formal verification of the Gigamax cache consistency protocol","author":"mcmillan","year":"1992","journal-title":"Proc Int Symp Shared Memory Multiprocessing"},{"journal-title":"Principles of Model Checking","year":"2008","author":"baier","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.195"},{"key":"ref20","first-page":"26","article-title":"Tutorial on verification of distributed cache memory protocols","author":"german","year":"2004","journal-title":"Proc Formal Methods Comput -Aided Des"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/146628.140384"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1023\/A:1022921522163"},{"key":"ref24","first-page":"46","article-title":"Adding symmetry reduction to Uppaal","author":"hendriks","year":"2003","journal-title":"Proc Conf Formal Modeling Anal Timed Syst"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/95859"},{"key":"ref26","volume":"1","author":"jensen","year":"2013","journal-title":"Coloured Petri Nets Basic Concepts Analysis Methods and Practical Use"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/32.588521"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2329701"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s10703-010-0092-y"},{"key":"ref11","first-page":"292","article-title":"Specification and verification of shared memory protocols and consistency models","author":"chou","year":"2002","journal-title":"Proc Int Conf Formal Methods Comput -Aided Des"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38143-0_2"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/BF00625969"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/BF01383968"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/186025.186051"},{"journal-title":"Model checking","year":"1999","author":"clarke","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/71.473515"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080253"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-39724-3_22"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30080-9_7"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2611508"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2205998"},{"key":"ref7","first-page":"334","author":"cavada","year":"2014","journal-title":"The nuxmv symbolic model checker"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.11"},{"article-title":"Verification of hierarchical cache coherence protocols for\n futuristic processors","year":"2008","author":"chen","key":"ref9"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-31374-5_38"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2584060"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835949"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830774"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.16"},{"article-title":"Formal verification on-chip communication fabrics","year":"2013","author":"verbeek","key":"ref41"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2013.121"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.60"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8375033\/08239635.pdf?arnumber=8239635","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:47Z","timestamp":1642004567000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8239635\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,1]]},"references-count":50,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tc.2017.2786723","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2018,7,1]]}}}