{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T13:25:46Z","timestamp":1770297946326,"version":"3.49.0"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Spanish Ministry of Economy and Competitiveness","award":["ESP2014-54505-C2-1-R"],"award-info":[{"award-number":["ESP2014-54505-C2-1-R"]}]},{"name":"Natural Science Funds of China","award":["61501321"],"award-info":[{"award-number":["61501321"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018,7,1]]},"DOI":"10.1109\/tc.2018.2792445","type":"journal-article","created":{"date-parts":[[2018,1,15]],"date-time":"2018-01-15T22:44:11Z","timestamp":1516056251000},"page":"1039-1045","source":"Crossref","is-referenced-by-count":15,"title":["A Scheme to Design Concurrent Error Detection Techniques for the Fast Fourier Transform Implemented in SRAM-Based FPGAs"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5792-0180","authenticated-orcid":false,"given":"Ricardo","family":"Gonzalez-Toral","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2540-5234","authenticated-orcid":false,"given":"Pedro","family":"Reviriego","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7133-9026","authenticated-orcid":false,"given":"Juan Antonio","family":"Maestro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9887-1418","authenticated-orcid":false,"given":"Zhen","family":"Gao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-12-415893-1.00004-4"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2016.8093176"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/12.59860"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/12.293265"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/71.207595"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/ic.2012.0167"},{"key":"ref16","first-page":"12","article-title":"Fourier series, fourier transforms and the DFT","author":"jenkins","year":"2009","journal-title":"The Digital Signal Processing Handbook"},{"key":"ref17","year":"0"},{"key":"ref18","first-page":"8","article-title":"Discrete-time signals and systems","author":"oppenheim","year":"1999","journal-title":"Discrete-Time Signal Processing"},{"key":"ref19","article-title":"Soft Error Mitigation Controller v4.1","year":"2015"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-04974-7_1"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784522"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.75"},{"key":"ref5","first-page":"105","article-title":"FPGA fabrics","author":"wolf","year":"2004","journal-title":"FPGA Based System Design"},{"key":"ref8","article-title":"Correcting\n single-event upsets through virtex partial configuration","author":"carmichael","year":"2000"},{"key":"ref7","article-title":"Soft error mitigation using prioritized essential bits","author":"le","year":"2012"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2010.2042613"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6993-4_8"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6993-4_6"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090716"},{"key":"ref21","article-title":"Detection of configuration memory upsets causing\n persistent errors in SRAM-based FPGAs","author":"johnson","year":"2004","journal-title":"Proc 7th Annu Int Conf Military Aerosp Programmable Logic Devices"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8375033\/08258993.pdf?arnumber=8258993","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:13:08Z","timestamp":1642003988000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8258993\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,1]]},"references-count":22,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tc.2018.2792445","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2018,7,1]]}}}