{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:48:45Z","timestamp":1761648525802,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National Science Foundation","award":["1213052","1302225","1302557","1409095","1439021","1526750","1626251","1629129","1629915"],"award-info":[{"award-number":["1213052","1302225","1302557","1409095","1439021","1526750","1626251","1629129","1629915"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018,7,1]]},"DOI":"10.1109\/tc.2018.2796067","type":"journal-article","created":{"date-parts":[[2018,1,22]],"date-time":"2018-01-22T22:25:42Z","timestamp":1516659942000},"page":"1054-1061","source":"Crossref","is-referenced-by-count":5,"title":["Performance and Power-Efficient Design of Dense Non-Volatile Cache in CMPs"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6208-4540","authenticated-orcid":false,"given":"Amin","family":"Jadidi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad","family":"Arjomand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahmut T.","family":"Kandemir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chita R.","family":"Das","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078547"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429498"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853228"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2669365"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228521"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241625"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.52"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669178"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993611"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993610"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556126"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548848"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2420954"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"ref7","article-title":"Demonstration of multilevel cell spin\n transfer switching in MgO magnetic tunnel junctions","volume":"93","author":"wang","year":"2008","journal-title":"Appl Physics Lett"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333717"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"ref1","first-page":"69","article-title":"Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs","author":"mishra","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref20","article-title":"PARSEC 2.0: A new benchmark suite for chip-multiprocessors","author":"bienia","year":"2009","journal-title":"Proceedings of the 5th Annual Workshop on Modeling Benchmarking and Simulation"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339660"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.42"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2536747"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858414"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479181"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8375033\/08265206.pdf?arnumber=8265206","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:13:08Z","timestamp":1642003988000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8265206\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,1]]},"references-count":31,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tc.2018.2796067","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2018,7,1]]}}}