{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T12:59:17Z","timestamp":1780577957109,"version":"3.54.1"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"crossref","award":["Research Fund"],"award-info":[{"award-number":["Research Fund"]}],"id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"crossref","award":["2015R1D1A1A01058856"],"award-info":[{"award-number":["2015R1D1A1A01058856"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/tc.2018.2801856","type":"journal-article","created":{"date-parts":[[2018,2,7]],"date-time":"2018-02-07T19:18:38Z","timestamp":1518031118000},"page":"1-1","source":"Crossref","is-referenced-by-count":4,"title":["READ:Reliability Enhancement in 3D-Memory Exploiting Asymmetric SER Distribution"],"prefix":"10.1109","author":[{"given":"Hyunseung","family":"Han","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jaeyong","family":"Chung","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Joon-Sung","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2015.7229858"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2682639"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474382"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2015.7315128"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063054"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2012.6268665"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.50"},{"key":"ref35","first-page":"1","article-title":"Hierarchical decoding of double error correcting codes for high\n speed reliabile memories","author":"wang","year":"0","journal-title":"Proc ACM\/EDAV\/IEEE Des Autom Conf"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2320307"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2007.897517"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref12","first-page":"435","article-title":"Microarchitecture soft error vulnerability characterization and mitigation under 3D integration\n technology","author":"zhang","year":"0","journal-title":"Proc IEEE\/ACM Int Symp Microarchitecture"},{"key":"ref13","first-page":"130","article-title":"8 Gb 3D DDR3 DRAM using through-silicon-via\n technology","author":"kang","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810274"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173252"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.52"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.92"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654160"},{"key":"ref28","first-page":"287","article-title":"Low cost adjacent double error correcting code with complete\n elimination of miscorrection within a dispersion window for multiple bit upser tolerant memory","author":"dutta","year":"0","journal-title":"Proc VLSI Syst Chip Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/24.510798"},{"key":"ref27","first-page":"1","article-title":"Area and\n reliability efficient ECC scheme for 3D RAMs","author":"chang","year":"0","journal-title":"Proc Int Symp VLSI Des Autom Test"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1979.4330270"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2005.15"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253413"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2003.1226378"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"ref7","first-page":"81","article-title":"An integrated ECC and\n redundancy repair scheme for memory reliability enhancement","author":"su","year":"0","journal-title":"Proc Int Symp Defect Fault Tolerance VLSI Syst"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1979.19370"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"491","DOI":"10.1147\/rd.504.0491","article-title":"Three-dimensional integrated circuits","volume":"50","author":"topol","year":"2006","journal-title":"IBM J Res Develop"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"ref20","article-title":"Design issue and considerations for low-cost\n 3-D TSV IC technology","volume":"46","author":"plas","year":"2011","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2011.01.004"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164731"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783774"},{"key":"ref23","first-page":"1","article-title":"Design space exploration for 3D-stacked\n DRAMs","author":"wris","year":"2011","journal-title":"Proc Design Autom Test Europe"},{"key":"ref26","first-page":"33","article-title":"CACTI-3DD: Architecture-level modeling for 3D\n die-stacked DRAM main memory","author":"chen","year":"0","journal-title":"Proc Des Autom Test Eur Conf Exhib"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749756"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/4358213\/08283794.pdf?arnumber=8283794","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:23:02Z","timestamp":1642004582000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8283794\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/tc.2018.2801856","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2018]]}}}