{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,17]],"date-time":"2026-07-17T05:11:15Z","timestamp":1784265075761,"version":"3.55.0"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"European Union's H2020 Programme"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018,8,1]]},"DOI":"10.1109\/tc.2018.2805683","type":"journal-article","created":{"date-parts":[[2018,2,15]],"date-time":"2018-02-15T19:14:53Z","timestamp":1518722093000},"page":"1062-1077","source":"Crossref","is-referenced-by-count":25,"title":["adBoost: Thermal Aware Performance Boosting Through Dark Silicon Patterning"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3188-8703","authenticated-orcid":false,"given":"Anil","family":"Kanduri","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6583-4418","authenticated-orcid":false,"given":"Mohammad-Hashem","family":"Haghbayan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0725-1155","authenticated-orcid":false,"given":"Amir M.","family":"Rahmani","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2607-8135","authenticated-orcid":false,"given":"Muhammad","family":"Shafique","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2251-0004","authenticated-orcid":false,"given":"Axel","family":"Jantsch","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9392-3589","authenticated-orcid":false,"given":"Pasi","family":"Liljeberg","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391693"},{"key":"ref38","year":"2015"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2691009"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0454"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.023"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.15"},{"key":"ref37","article-title":"Intel Corporation. Fourth Generation\n Mobile Processor Family Data Sheet","year":"2014","journal-title":"White Paper Intel Corporation"},{"key":"ref36","first-page":"1131","article-title":"Is dark silicon useful?: Harnessing the four horsemen of the\n coming dark silicon apocalypse","author":"taylor","year":"2012","journal-title":"Proc Des Autom Conf"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2008.4538754"},{"key":"ref34","first-page":"407","article-title":"Energy and thermal aware mapping for mesh-based noc\n architectures using multi-objective ant colony algorithm","volume":"3","author":"liu","year":"2011","journal-title":"Proc IEEE Int Conf Comput Res Develop"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024786"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2564969"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2591798"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974729"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488780"},{"key":"ref15","first-page":"1","article-title":"NoC-sprinting:\n Interconnect for fine-grained sprinting in the dark silicon era","author":"zhan","year":"2014","journal-title":"Proc ACM\/EDAC\/IEEE Des Autom Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CODESISSS.2015.7331373"},{"key":"ref17","first-page":"1","article-title":"Mappro: Proactive runtime mapping for dynamic\n workloads by quantifying ripple effect of applications on networks-on-chip","author":"haghbayan","year":"2015","journal-title":"Proc IEEE\/ACM Int Symp Netw Chip"},{"key":"ref18","author":"white","year":"1948","journal-title":"Modern College Physics"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273517"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/s00453-007-9037-2"},{"key":"ref4","article-title":"Intel Xeon Processor - Measuring\n Processor Power, revision 1.1","year":"2011","journal-title":"White Paper Intel Corporation"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2003301"},{"key":"ref3","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488782"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2007.26"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2656103"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357167"},{"key":"ref7","article-title":"Dark versus Dim Silicon and Near-Threshold computing extended results","author":"wang","year":"2012"},{"key":"ref2","author":"rahmani","year":"2016","journal-title":"The Dark Side of Silicon"},{"key":"ref9","first-page":"123","article-title":"System level analysis of fast, per-core DVFS using\n on-chip switching regulators","author":"kim","year":"2008","journal-title":"Proc Int Symp High Perform Comput Archit"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-31596-6_1"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.12"},{"key":"ref20","year":"2010"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.36"},{"key":"ref22","author":"fazzino","year":"2008"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169031"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669151"},{"key":"ref24","year":"2014"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657064"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378665"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593229"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742914"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2661645"},{"key":"ref25","first-page":"164","article-title":"Contention-aware application mapping for network-on-chip communication architectures","author":"chou","year":"2008","journal-title":"Proc Int Conf Comput Des"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8408570\/08292829.pdf?arnumber=8292829","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,28]],"date-time":"2022-01-28T21:13:31Z","timestamp":1643404411000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8292829\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8,1]]},"references-count":47,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tc.2018.2805683","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,8,1]]}}}