{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:42:26Z","timestamp":1761324146720,"version":"3.37.3"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"German Research Foundation (DFG)","award":["SPP 1500"],"award-info":[{"award-number":["SPP 1500"]}]},{"name":"Transregional Collaborative Research Centre Invasive Computing","award":["SFB\/TR 89"],"award-info":[{"award-number":["SFB\/TR 89"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018,9,1]]},"DOI":"10.1109\/tc.2018.2816014","type":"journal-article","created":{"date-parts":[[2018,3,19]],"date-time":"2018-03-19T21:49:15Z","timestamp":1521496155000},"page":"1217-1230","source":"Crossref","is-referenced-by-count":20,"title":["Aging-Aware Boosting"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0245-2062","authenticated-orcid":false,"given":"Heba","family":"Khdr","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5649-3102","authenticated-orcid":false,"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[]},{"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2014","key":"ref39"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717783"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428085"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830824"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.340"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2691009"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936335"},{"key":"ref36","first-page":"432","article-title":"FIVR: Fully integrated voltage regulators on 4th generation Intel Core SoCs","author":"burton","year":"2014","journal-title":"Proc IEEE Appl Power Electron Conf Expo"},{"year":"2017","key":"ref35"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2622688"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2012.7476486"},{"year":"2015","key":"ref40"},{"key":"ref11","first-page":"188","article-title":"Evaluation of the Intel Corei7 turbo boost feature","author":"charles","year":"2009","journal-title":"Proc IEEE Int Symp Workload Characterization"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241840"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6860593"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0751"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"article-title":"The berkeley out-of-order machine (BOOM): An industry-competitive, synthesizable, parameterized RISC-V\n processor","year":"2015","author":"celio","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903261"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771785"},{"key":"ref4","first-page":"10:1","article-title":"TSP:\n Thermal safe power - efficient power budgeting for many-core systems in dark silicon","author":"pagani","year":"2014","journal-title":"Proc Int l Conf Hardware\/Software Codesign and System Synthesis"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2015.7112725"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488948"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687457"},{"key":"ref29","first-page":"563","article-title":"Investigation of DVFS based dynamic reliability management for chip multiprocessors","author":"moghaddam","year":"2015","journal-title":"Proc IEEE Int Conf High Perform Comput Simul"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2014.6903672"},{"year":"2008","key":"ref8","article-title":"Intel turbo boost technology in Intel CoreTM microarchitecture (Nehalem)\n based processors"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744916"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629926"},{"year":"2017","key":"ref9","article-title":"7th generation Intel processor families for U\/Y platforms"},{"year":"2007","key":"ref1","article-title":"Dual-core intel xeon processor 5100 series"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165643"},{"article-title":"The PARSEC benchmark suite tutorial - PARSEC 2.0","year":"2008","author":"bienia","key":"ref45"},{"key":"ref22","article-title":"mDTM: Multi-objective dynamic thermal management for on-chip\n systems","author":"khdr","year":"2014","journal-title":"Proc Conf Des Autom Test Eur"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2187671.2187675"},{"year":"2008","key":"ref42"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2539124"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341249"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164944"},{"year":"2013","key":"ref44","article-title":"Intel xeon phi coprocessor datasheet"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593199"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref25","first-page":"377","article-title":"Performance constraint-aware task mapping to optimize lifetime reliability of manycore systems","author":"rathore","year":"2016","journal-title":"Proc IEEE Great Lakes Symp VLSI"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8428570\/08319494.pdf?arnumber=8319494","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T16:22:47Z","timestamp":1643214167000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8319494\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9,1]]},"references-count":45,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tc.2018.2816014","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2018,9,1]]}}}