{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:31:10Z","timestamp":1758893470462,"version":"3.37.3"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018,10,1]]},"DOI":"10.1109\/tc.2018.2820052","type":"journal-article","created":{"date-parts":[[2018,3,27]],"date-time":"2018-03-27T18:58:53Z","timestamp":1522177133000},"page":"1403-1415","source":"Crossref","is-referenced-by-count":5,"title":["Elaborate Refresh: A Fine Granularity Retention Management for Deep Submicron DRAMs"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1867-1801","authenticated-orcid":false,"given":"Hoseok","family":"Seol","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2485-3262","authenticated-orcid":false,"given":"Wongyu","family":"Shin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1503-9998","authenticated-orcid":false,"given":"Jaemin","family":"Jang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6147-0167","authenticated-orcid":false,"given":"Jungwhan","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hakseung","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9585-4591","authenticated-orcid":false,"given":"Lee-Sup","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1145\/1815961.1815983"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1109\/MM.2010.43"},{"year":"2007","article-title":"Calculating Memory System Power for DDR3","key":"ref31"},{"year":"2014","article-title":"4Gb D-die DDR4 SDRAM","key":"ref30"},{"doi-asserted-by":"publisher","key":"ref35","DOI":"10.1109\/HPCA.2015.7056058"},{"doi-asserted-by":"publisher","key":"ref34","DOI":"10.1109\/ISSCC.2014.6757500"},{"key":"ref10","first-page":"60","article-title":"An experimental study of data retention behavior in modern DRAM devices:\n Implications for retention time profiling mechanisms","author":"liu","year":"2013","journal-title":"Proc 40th Annu Int Symp Comput Archit"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/2591971.2592000"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/2485922.2485929"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/IMW.2014.6849372"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/IEDM.2010.5703348"},{"key":"ref15","first-page":"5","article-title":"Future memory technology: Challenges and opportunities","author":"kim","year":"2008","journal-title":"Proc Int Symp VLSI Technol Syst Appl"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/TC.2015.2417540"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/ISSCC.2016.7418033"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/ISSCC.2016.7418034"},{"key":"ref19","first-page":"1","article-title":"Co-architecting controllers and DRAM to enhance DRAM\n process scaling","author":"kang","year":"2014","journal-title":"Memory Forum"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/HPCA.2016.7446093"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/DSN.2015.58"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/TC.2015.2479587"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ICCD.2014.6974657"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TC.2013.164"},{"year":"2015","article-title":"8Gb B-die DDR4 SDRAM","key":"ref29"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/2597652.2597663"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/1950365.1950391"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/HPCA.2006.1598122"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/2749469.2750408"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/LED.2009.2023248"},{"key":"ref1","first-page":"1","article-title":"RAIDR: Retention-Aware Intelligent DRAM Refresh","author":"liu","year":"2012","journal-title":"Proc 39th Annu Int Symp Comput Archit"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/ISSCC.2012.6176868"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/HPCA.2013.6522355"},{"year":"2012","author":"chatterjee","article-title":"USIMM: The Utah Simulated Memory Module","key":"ref21"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/MM.2014.54"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/HPCA.2014.6835956"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1145\/2749469.2750402"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/LCA.2014.2332177"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8456640\/08326524.pdf?arnumber=8326524","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T11:01:36Z","timestamp":1643194896000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8326524\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10,1]]},"references-count":35,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tc.2018.2820052","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2018,10,1]]}}}