{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T04:08:24Z","timestamp":1767845304581,"version":"3.49.0"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003968","name":"Iran National Science Foundation","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100003968","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Research and Technology Deputy of the Sharif University of Technology"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018,10,1]]},"DOI":"10.1109\/tc.2018.2821144","type":"journal-article","created":{"date-parts":[[2018,4,4]],"date-time":"2018-04-04T18:09:19Z","timestamp":1522865359000},"page":"1416-1429","source":"Crossref","is-referenced-by-count":22,"title":["Fast Data Delivery for Many-Core Processors"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6648-1773","authenticated-orcid":false,"given":"Mohammad","family":"Bakhshalipour","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3293-8274","authenticated-orcid":false,"given":"Pejman","family":"Lotfi-Kamran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3749-0544","authenticated-orcid":false,"given":"Abbas","family":"Mazloumi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6790-0570","authenticated-orcid":false,"given":"Farid","family":"Samandi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahmood","family":"Naderan-Tahan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4117-7609","authenticated-orcid":false,"given":"Mehdi","family":"Modarressi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hamid","family":"Sarbazi-Azad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2762660"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2654347"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477467"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485957"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555781"},{"key":"ref36","first-page":"73","article-title":"Flit-reservation flow control","author":"peh","year":"2000","journal-title":"Proc Int Symp High Perform Comput Archit"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798251"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937427"},{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1109\/ISCA.2004.1310765","article-title":"Microarchitecture optimizations for exploiting memory-level parallelism","author":"chou","year":"2004","journal-title":"Proc Int Symp Comput Archit"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062313"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1613\/jair.374"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.50"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00021"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.38"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446076"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264207"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488778"},{"key":"ref19","year":"0"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10030"},{"key":"ref4","first-page":"272","article-title":"SHIFT:\n Shared history instruction fetch for lean-core server processors","author":"kaynak","year":"2013","journal-title":"Proc Int Symp Microarchitecture"},{"key":"ref27","article-title":"The second data prefetching championship\n (DPC-2)","author":"pugsley","year":"2015"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798232"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1736065.1736069"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125932"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2449846"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.25"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237043"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.16"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555801"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref22","year":"0"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/CADS.2017.8310674"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446087"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830793"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8456640\/08331120.pdf?arnumber=8331120","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T11:17:00Z","timestamp":1643195820000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8331120\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10,1]]},"references-count":41,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tc.2018.2821144","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10,1]]}}}