{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,19]],"date-time":"2025-09-19T07:37:24Z","timestamp":1758267444920,"version":"3.37.3"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018,10,1]]},"DOI":"10.1109\/tc.2018.2821688","type":"journal-article","created":{"date-parts":[[2018,4,2]],"date-time":"2018-04-02T20:38:38Z","timestamp":1522701518000},"page":"1525-1531","source":"Crossref","is-referenced-by-count":6,"title":["A Single and Adjacent Error Correction Code for Fast Decoding of Critical Bits"],"prefix":"10.1109","volume":"67","author":[{"given":"Kazuteru","family":"Namba","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3152-3245","authenticated-orcid":false,"given":"Fabrizio","family":"Lombardi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2016","key":"ref10","article-title":"Ethernet MAC 10\/100 Mbps: Overview"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/55.843160"},{"key":"ref12","first-page":"287","article-title":"Low cost adjacent double error correcting code with complete\n elimination of miscorrection within a dispersion window for multiple bit upset tolerant memory","author":"dutta","year":"2012","journal-title":"Proc IEEE\/IFIP Int Conf VLSI-SoC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860675"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968598"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.827565"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.9"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2002.1023701"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2498547"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.98"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5993842"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226585"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2015.2507983"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/0471792748"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2483362"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8456640\/08329222.pdf?arnumber=8329222","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T08:36:10Z","timestamp":1643186170000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8329222\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10,1]]},"references-count":15,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tc.2018.2821688","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2018,10,1]]}}}