{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T19:02:21Z","timestamp":1778871741620,"version":"3.51.4"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"EU (FEDER)"},{"name":"Spanish MINECO","award":["TIN 2015-65277-R"],"award-info":[{"award-number":["TIN 2015-65277-R"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018,12,1]]},"DOI":"10.1109\/tc.2018.2836418","type":"journal-article","created":{"date-parts":[[2018,5,18]],"date-time":"2018-05-18T21:52:13Z","timestamp":1526680333000},"page":"1703-1719","source":"Crossref","is-referenced-by-count":23,"title":["Contention-Aware Fair Scheduling for Asymmetric Single-ISA Multicore Systems"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8978-1389","authenticated-orcid":false,"given":"Adrian","family":"Garcia-Garcia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1343-7108","authenticated-orcid":false,"given":"Juan Carlos","family":"Saez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0687-3737","authenticated-orcid":false,"given":"Manuel","family":"Prieto-Matias","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926262"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxx038"},{"key":"ref33","article-title":"Task placement for heterogeneous MP systems","author":"rasmussen","year":"2012"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2013.6662519"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461364"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2016.026"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2710317"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123956"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056037"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2379776.2379780"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2254756.2254792"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"ref2","first-page":"1","article-title":"Operating system support for overlapping-ISA heterogeneous\n multi-core architectures","author":"li","year":"2010","journal-title":"Proc Int Symp High-Performance Comput Architec"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2856125"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736058"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2620977"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2425889"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1128022.1128029"},{"key":"ref23","first-page":"177","article-title":"Fairness-aware scheduling on single-ISA\n heterogeneous multi-cores","author":"van craeynest","year":"2013","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1880018.1880019"},{"key":"ref25","article-title":"Odroid XU4 board","year":"2016"},{"key":"ref50","article-title":"A survey of scheduler benchmarks","author":"fleming","year":"2017"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755928"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2016.12.011"},{"key":"ref40","first-page":"742","article-title":"Contention-aware scheduling\n for asymmetric multicore processors","author":"fan","year":"2015","journal-title":"Proc Int Conf Parallel Distrib Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1531793.1531804"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2166879.2166880"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237019"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1787275.1787281"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485936"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2357805"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2854038.2854047"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.515.0503"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596667"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310764"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.515.0593"},{"key":"ref8","article-title":"Juno platform.","year":"2017"},{"key":"ref7","article-title":"Benefits of the big.LITTLE Architecture.","year":"2015"},{"key":"ref49","year":"0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169046"},{"key":"ref46","first-page":"63","article-title":"An opportunistic prediction-based thread\n scheduling to maximize throughput\/watt in AMPs","author":"annamalai","year":"2013","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref45","doi-asserted-by":"crossref","first-page":"237","DOI":"10.1145\/1854273.1854306","article-title":"On mitigating memory bandwidth contention through bandwidth-aware scheduling","author":"xu","year":"2010","journal-title":"Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2006.78"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2014.29"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxw065"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2016.28"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2851613.2851738"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2379776.2379780"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8525378\/08360522.pdf?arnumber=8360522","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:10:22Z","timestamp":1642003822000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8360522\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12,1]]},"references-count":50,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tc.2018.2836418","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,12,1]]}}}