{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,21]],"date-time":"2026-07-21T14:23:55Z","timestamp":1784643835872,"version":"3.55.0"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004826","name":"Natural Science Foundation of Beijing Municipality","doi-asserted-by":"publisher","award":["L172004"],"award-info":[{"award-number":["L172004"]}],"id":[{"id":"10.13039\/501100004826","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61672048"],"award-info":[{"award-number":["61672048"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018,12,1]]},"DOI":"10.1109\/tc.2018.2840686","type":"journal-article","created":{"date-parts":[[2018,5,25]],"date-time":"2018-05-25T19:01:28Z","timestamp":1527274888000},"page":"1750-1764","source":"Crossref","is-referenced-by-count":16,"title":["FlexCL: A Model of Performance and Power for OpenCL Workloads on FPGAs"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9076-7998","authenticated-orcid":false,"given":"Yun","family":"Liang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shuo","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7622-6714","authenticated-orcid":false,"given":"Wei","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446058"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358040"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1999.799427"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372592"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"1712","DOI":"10.1109\/TCAD.2005.852293","article-title":"Power modeling and characteristics of field programmable gate arrays","volume":"24","author":"li","year":"2005","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2010.5650274"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237004"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897977"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953283"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665689"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1162\/106365600568202"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196120"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062207"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062244"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174253"},{"key":"ref15","first-page":"64","article-title":"When apache spark meets FPGAs: A case study for next-generation\n DNA sequencing acceleration","author":"chen","year":"2016","journal-title":"USENIX Workshop on Hot Topics in Cloud Computing"},{"key":"ref16","article-title":"FPGA based OpenCL\n acceleration of genome sequencing software","volume":"128","author":"sirasao","year":"2015","journal-title":"Syst"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062185"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1941553.1941591"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062251"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831478"},{"key":"ref4","first-page":"1","article-title":"SDA: Software-defined accelerator for large-scale DNN systems","author":"ouyang","year":"2014","journal-title":"Proc HOT Chip Symp"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762716"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508207"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/WHPCF.2010.5671822"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203809"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/649057"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.36"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.64"},{"key":"ref1","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372659"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.28"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689062"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.50"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147025"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687528"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.240"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847276"},{"key":"ref24","article-title":"An implementation of swing modulo scheduling with extensions for\n superblocks","author":"lattner","year":"2005"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898040"},{"key":"ref23","author":"aho","year":"1986","journal-title":"Compilers Principles Techniques and Tools"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2015.44"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1996.554030"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2013353"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8525378\/08365849.pdf?arnumber=8365849","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:10:22Z","timestamp":1642003822000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8365849\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12,1]]},"references-count":48,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tc.2018.2840686","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,12,1]]}}}