{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:42:44Z","timestamp":1761324164205,"version":"3.37.3"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100010067","name":"Gobierno de Aragón","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100010067","id-type":"DOI","asserted-by":"publisher"}]},{"name":"European ESF"},{"DOI":"10.13039\/501100003329","name":"Ministerio de Economía y Competitividad","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]},{"name":"AEI\/FEDER (EU)","award":["TIN2016-76635-C2-1-R","TIN2015-66972-C5-1-R"],"award-info":[{"award-number":["TIN2016-76635-C2-1-R","TIN2015-66972-C5-1-R"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2019,1,1]]},"DOI":"10.1109\/tc.2018.2849376","type":"journal-article","created":{"date-parts":[[2018,6,25]],"date-time":"2018-06-25T18:29:10Z","timestamp":1529951350000},"page":"4-20","source":"Crossref","is-referenced-by-count":6,"title":["An Aging-Aware GPU Register File Design Based on Data Redundancy"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0824-5833","authenticated-orcid":false,"given":"Alejandro","family":"Valero","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9458-2889","authenticated-orcid":false,"given":"Francisco","family":"Candel","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7490-4067","authenticated-orcid":false,"given":"Dario","family":"Suarez-Gracia","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2426-4134","authenticated-orcid":false,"given":"Salvador","family":"Petit","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8630-4846","authenticated-orcid":false,"given":"Julio","family":"Sahuquillo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.045"},{"key":"ref38","doi-asserted-by":"crossref","first-page":"335","DOI":"10.1145\/2370816.2370865","article-title":"Multi2Sim: A Simulation Framework for CPU-GPU Computing","author":"rafael ubal","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105405"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974664"},{"journal-title":"AMD Accelerated Parallel Processing (APP) Software Development Kit (SDK)","year":"2016","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465022"},{"journal-title":"AMD Graphics Core Next Architecture Generation 3 Reference Guide","year":"2016","key":"ref37"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487753"},{"journal-title":"Various Methods of DRAM Refresh","year":"1999","key":"ref35"},{"journal-title":"AMD Graphics Core Next (GCN) Architecture","year":"2012","key":"ref34"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"433","DOI":"10.1147\/rd.504.0433","article-title":"High-performance CMOS variability in the 65-nm regime and beyond","volume":"50","author":"bernstein","year":"2006","journal-title":"IBM J Res Develop"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2625809"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593208"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062277"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2531668"},{"article-title":"Leakage and\n NBTI reduction technique for memory","year":"2013","author":"campbell","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2014.6908568"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2016.7760766"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2619348"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"377","DOI":"10.1145\/2370816.2370870","article-title":"Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches","author":"gennady pekhimenko","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2017.15"},{"journal-title":"Intel®FPGA SDK for OpenCL Best Practices Guide","year":"2017","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.25"},{"journal-title":"Nvidia Opencl Best Practices Guide","year":"2009","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.40"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771785"},{"journal-title":"Intel OpenCL Optimization Guide","year":"2013","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6659017"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859030"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.896317"},{"year":"2018","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2778984"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.103"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.11"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"key":"ref21","first-page":"546","article-title":"Low power aging-aware register file design\n by duty cycle balancing","author":"wang","year":"2012","journal-title":"Proc Des Autom Test Eur Conf Exhib"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770695"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref41","first-page":"1","article-title":"Workload-dependent NBTI and PBTI analysis for a sub-45 nm\n commercial microprocessor","author":"mintarno","year":"2013","journal-title":"Proc IEEE Int Rel Physics Symp"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2000.155259"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2293702"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537452"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8572815\/08395355.pdf?arnumber=8395355","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:48:53Z","timestamp":1657745333000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8395355\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,1]]},"references-count":42,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tc.2018.2849376","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2019,1,1]]}}}