{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T06:06:04Z","timestamp":1774764364726,"version":"3.50.1"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"US National Science Foundation","award":["CCF-1725420"],"award-info":[{"award-number":["CCF-1725420"]}]},{"name":"US National Science Foundation","award":["C-SPIN"],"award-info":[{"award-number":["C-SPIN"]}]},{"name":"Six SRC STARnet Centers"},{"DOI":"10.13039\/100007245","name":"MARCO","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100007245","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100000185","name":"DARPA","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2019,8,1]]},"DOI":"10.1109\/tc.2018.2858251","type":"journal-article","created":{"date-parts":[[2018,7,20]],"date-time":"2018-07-20T19:54:47Z","timestamp":1532116487000},"page":"1159-1173","source":"Crossref","is-referenced-by-count":93,"title":["In-Memory Processing on the Spintronic CRAM: From Hardware Design to Application Mapping"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1916-901X","authenticated-orcid":false,"given":"Masoud","family":"Zabihi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4096-7000","authenticated-orcid":false,"given":"Zamshed Iqbal","family":"Chowdhury","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8017-3635","authenticated-orcid":false,"given":"Zhengyang","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulya R.","family":"Karpuzcu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian-Ping","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5353-2364","authenticated-orcid":false,"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514197"},{"key":"ref33","first-page":"1","article-title":"AMD’s next generation GPU and high bandwidth memory architecture: FURY","author":"macri","year":"2015","journal-title":"Proc HOT Chip Symp"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305234"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808425"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"1009","DOI":"10.1109\/JSSC.2016.2515510","article-title":"A 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory","volume":"51","author":"jeloka","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2409732"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2751042"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090704"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2361767"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2043389"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1063\/1.3499427"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894357"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.4.033002"},{"key":"ref16","first-page":"136","article-title":"A 3.3ns-access-time 71.2$\\mu$?W\/MHz 1Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture","author":"noguchi","year":"2015","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1063\/1.2976435"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1063\/1.4958732"},{"key":"ref19","article-title":"Threshold logic for integrated full adder and the like","author":"martin","year":"1971"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"ref4","first-page":"10","article-title":"Computing’s energy problem (and what we can do about it)","author":"horowitz","year":"2014","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1970.5008902"},{"key":"ref3","article-title":"Exascale computing study: Technology challenges in achieving exascale systems","author":"bergman","year":"2008","journal-title":"DARPA Inf Process Techn Office Sponsored Study"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744900"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742118"},{"key":"ref5","article-title":"General structure for computational random access memory (CRAM)","author":"wang","year":"2015"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3072942"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993629"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2015.2457393"},{"key":"ref1","first-page":"60","article-title":"Big data: The management revolution","volume":"90","author":"mcafee","year":"2012","journal-title":"Harvard Bus Rev"},{"key":"ref20","first-page":"349","article-title":"Some schemes for parallel multipliers","volume":"34","author":"dadda","year":"1965","journal-title":"Alta Frequenza"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref22","article-title":"The MNIST database of handwritten digits","author":"lecun","year":"0"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1117\/12.325716"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627625"},{"key":"ref23","first-page":"1","article-title":"A sable time-based integrate-and-fire neuromorphic core with brain-inspired leak and local lateral inhibition capabilities","author":"liu","year":"2017","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref44","article-title":"Design and evaluation of a spintronic in-memory processing platform for non-volatile data encryption","author":"angizi","year":"2017","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref26","article-title":"CACTI 6.0: A tool to model large caches","author":"muralimanohar","year":"2009"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/INTMAG.2017.8008048"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/12\/8758258\/8416761-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8758258\/08416761.pdf?arnumber=8416761","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:06:48Z","timestamp":1657746408000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8416761\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8,1]]},"references-count":45,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tc.2018.2858251","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,8,1]]}}}