{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T08:22:12Z","timestamp":1769242932089,"version":"3.49.0"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"NAP","award":["M4082282"],"award-info":[{"award-number":["M4082282"]}]},{"name":"SUG","award":["M4082087"],"award-info":[{"award-number":["M4082087"]}]},{"name":"NTU Singapore"},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"crossref","award":["61772094"],"award-info":[{"award-number":["61772094"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Chongqing High-Tech Program","award":["cstc2017jcyjA1430"],"award-info":[{"award-number":["cstc2017jcyjA1430"]}]},{"name":"Fundamental Research Funds"},{"name":"Central Universities","award":["106112017CDJQJ188829"],"award-info":[{"award-number":["106112017CDJQJ188829"]}]},{"DOI":"10.13039\/501100004543","name":"China Scholarship Council","doi-asserted-by":"publisher","award":["201706050117"],"award-info":[{"award-number":["201706050117"]}],"id":[{"id":"10.13039\/501100004543","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2019,8,1]]},"DOI":"10.1109\/tc.2018.2864749","type":"journal-article","created":{"date-parts":[[2018,8,10]],"date-time":"2018-08-10T18:46:20Z","timestamp":1533926780000},"page":"1174-1189","source":"Crossref","is-referenced-by-count":8,"title":["Optimal Application Mapping and Scheduling for Network-on-Chips with Computation in STT-RAM Based Router"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0646-440X","authenticated-orcid":false,"given":"Lei","family":"Yang","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9348-4662","authenticated-orcid":false,"given":"Weichen","family":"Liu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3775-911X","authenticated-orcid":false,"given":"Nan","family":"Guan","sequence":"additional","affiliation":[]},{"given":"Nikil","family":"Dutt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"406","article-title":"An efficient algorithm for the physical mapping of clustered task graphs onto multiprocessor architectures","author":"koziris","year":"2000","journal-title":"Proc 8th Euromicro Workshop Parallel Distrib Process"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203781"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2016.7579322"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/143369.143446"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/j.camwa.2012.03.074"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2968456.2968467"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2788800"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3078633.3081036"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2776954"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268891"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2844365"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2282262"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2014.7008757"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2786572.2786575"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2016.09.012"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2643669"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2676764"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555781"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.237"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744896"},{"key":"ref4","first-page":"69","article-title":"Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs","author":"mishra","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.30"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2536747"},{"key":"ref29","first-page":"281","author":"cong","year":"2014","journal-title":"Minimizing Computation in Convolutional Neural Networks"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2535359"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC-CSS-ICESS.2015.60"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062323"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1816012"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2452910"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169031"},{"key":"ref45","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Int Conf Neural Inf Process"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744826"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"ref42","first-page":"296","article-title":"A 45nm 1Mb embedded STT-MRAM with design techniques to minimize read-disturbance","author":"kim","year":"2011","journal-title":"Proc Symp VLSI Circuits Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2409732"},{"key":"ref41","first-page":"15","author":"dong","year":"2014","journal-title":"NVSim A Circuit-Level Performance Energy and Area Model for Emerging Non-volatile Memory"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169144"},{"key":"ref44","article-title":"Parsec 2.0: A new benchmark suite for chip-multiprocessors","author":"bienia","year":"2009","journal-title":"Proceedings of the 5th Annual Workshop on Modeling Benchmarking and Simulation"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342229"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424368"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8758258\/08432053.pdf?arnumber=8432053","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:06:48Z","timestamp":1657746408000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8432053\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8,1]]},"references-count":47,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tc.2018.2864749","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,8,1]]}}}