{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T05:01:48Z","timestamp":1744261308542,"version":"3.37.3"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Central Universities under Grant","award":["ZYGX2015J007","ZYGX2016J042"],"award-info":[{"award-number":["ZYGX2015J007","ZYGX2016J042"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["61534002","61701095","61761136015"],"award-info":[{"award-number":["61534002","61701095","61761136015"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/tc.2018.2865948","type":"journal-article","created":{"date-parts":[[2018,8,20]],"date-time":"2018-08-20T18:22:08Z","timestamp":1534789328000},"page":"1-1","source":"Crossref","is-referenced-by-count":15,"title":["Efficient Design-for-Test Approach for Networks-on-Chip"],"prefix":"10.1109","author":[{"given":"Junshi","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masoumeh","family":"Ebrahimi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Letian","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qiang","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guangjun","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Axel","family":"Jantsch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1145\/2934495.2949544","article-title":"Visualnoc: A visualization and evaluation environment for simulation and mapping","author":"wang","year":"2016","journal-title":"Proceedings of the 3rd International Workshop on Many-core Embedded Systems"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref31","first-page":"1","article-title":"Ebda: A new theory on design and verification of deadlock-free interconnection networks","author":"ebrahimi","year":"2017","journal-title":"Proc 44th Annu Int Symp Comput Archit"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.33"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2014.2363152"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.202"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2786572.2788713"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICEICE.2017.8191918"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-017-5646-0"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2271697"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2012.13"},{"key":"ref18","first-page":"412","article-title":"Core test wrapper design to rreduce test application time for modular SoC testing","author":"yi","year":"2008","journal-title":"Proc Int Symp Defect Fault Tolerance in VLSI Syst"},{"key":"ref19","first-page":"1","article-title":"Exploiting network-on-chip structural redundancy for a cooperative and schalable built-in self-test architecture","author":"strano","year":"2011","journal-title":"Proc Des Autom Test Eur Conf Exhib"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2489216"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.15"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2013.09.001"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2011.5753241"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2628058"},{"year":"2009","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2181509"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NAS.2013.28"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2092817"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/54.735923"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.62"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.47"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2016.52"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907263"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2010.5642677"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0072"},{"key":"ref25","first-page":"1","article-title":"High-level fault diagnosis on network-on-chip using path tracking","author":"ke","year":"2017","journal-title":"Proc Int Symp VLSI Des Autom Test"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/4358213\/08440731.pdf?arnumber=8440731","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:07:16Z","timestamp":1657746436000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8440731\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/tc.2018.2865948","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2018]]}}}